

<< Kennedy\_Zhang >>

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	/	
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	/	
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	THRO_CPU	O
165	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	/	
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32XOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	I
31	ECSC1/GPE0	EXT_SC#	O
41	GPD4	RF_ON_SW#	I
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	GAIN_AMP#_K	O
87	ADC4/GPE0	COLOREN#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP#	I
2	PWR5W/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	/	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	I/O
115	PS2DAT1/GPF3	/	I/O
116	PS2CLK2/GPF4	TP_CLK	
117	PS2DAT2/GPF5	TP_DAT	
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	INSTANTON#	I
113	FA16/GPG0	FA16	
112	FA17/GPG1	FA17	
104	FA18/GPG2	FA18	
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	WATCH_DOG#	O
152	GPI2	/	
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

#### ICH8-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INT#H	I
AC21	GPIO06	BTLED_ON	I/O
AC18	GPIO07	WLA_LED_EN	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_ON#	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	CB_SD#	I/O
D8	GPIO16	PM_DPRSPLV#	O
AC20	GPIO17/GNT5#	PCI_GNT#5	O
AH18	GPIO18/STP_PC#	STP_PC#	I
AF21	GPIO19/SATA1GP	TP_LEDON	O
AE19	GPIO20/STP_CPU#	STP_CPU#	O
A13	GPIO21/SATA0GP	CPU_Select	I
AA5	GPIO22/REQ4#	PCI_REQ#4	I
R3	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
D20	GPIO24	/	
A21	GPIO25	/	
B21	GPIO26/EL_RSVD	/	
E23	GPIO27/EL_STATE0	PD_DET#	I
C3	GPIO28/EL_STATE1	/	
A2	GPIO29/OC#5	USB_OC#5	I
B3	GPIO30/OC#6	NEWCARD_OC#	I
AG18	GPIO31/OC#7	USB_OC#7	I
AC19	GPIO32/CLKRUN#	PM_CLKRUN#	O
U2	GPIO33/AZ_DOCK_EN#	BT_ON#	O
AD21	GPIO34/AZ_DOCK_RST#	/	
AH19	GPIO35	ICH_GPIO35	O
AE19	GPIO36/SATA2GP	/	
AD20	GPIO37/SATA3GP	/	
AE20	GPIO38	PCB_ID0	I/O
A14	GPIO39	PCB_ID2	I
AG24	GNT4#/GPIO48	PCI_GNT#4	O
	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	A
1394	AD17	0	B

PCI Device	Bus
L1	PE(T/R)(p/n)1
MINI_CARD Kedron	PE(T/R)(p/n)2
NEWCARD	PE(T/R)(p/n)3
MINI_CARD Robson	PE(T/R)(p/n)4
eSATA	PE(T/R)(p/n)5
MINI_CARD TV	PE(T/R)(p/n)6

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
CPU Thermal Sensor(MAX6657)	0100110x ( 4C )
VGA Thermal Sensor(MAX6649)	0100110x ( 4C )

Pins	Pin Name	Devices
3	PCICLK3	TPM
4	PCICLK4	CardBus R5C832
5	SELPCIE20_LCD#PCICLK5	BC IT8510E
8	ITP_EN#PCICLK_F0	ICH7
9	SELLCD_27#PCICLK_F1	x
12	PSLA/USB_48MHz	ICH7
14	DOTT_96MHz	x
15	DOTC_96MHz	x
17	27FX/LCD_SSCTG/PCIE20T	G72/G73
18	27SS/LCD_SSCTG/PCIE20C	G72/G73
19	PCIEXT1	x
20	PCIEXT1	x
22	PCIEXT2	ICH7
23	PCIEXT2	ICH7
24	PCIEXT3	MCH
25	PCIEXT3	MCH
26	SATACLKT	ICH7
27	SATACLKC	ICH7
30	PCIEXT4	LAN
31	PCIEXT4	LAN
35	PCIEXT5	G72/G73
36	PCIEXT5	G72/G73
38	PCIEXT6	MINICARD
39	PCIEXT6	MINICARD
40	PERBQ2#/PCIEXT7	NEWCARD
41	PERBQ1#/PCIEXT7	MINICARD
43	CFUCLEK2_ITP/PCIEXT8	NEWCARD
44	CFUCLEK2_ITP/PCIEXT8	NEWCARD
48	CFUCLEK1	MCH
49	CFUCLEK1	MCH
51	CFUCLEK0	CPU
52	CFUCLEK0	CPU
57	X2	14.318
58	X1	14.318
60	REF0	ICH7
61	REF1/FSLC/TEST_SEL	x


		Title : <Title>	
ASUSTek Computer INC. NBI		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
018	A7S	1.0	
Date: 8/8	18/08/2007	Sheet	2 of 35

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	


<

<< Kennedy\_Zhang >>


		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 3 of 35		



CPU + VCORE  
Bulk-Decoupling  
Capacitors



CPU + VCORE  
Mid-Frequency  
Capacitors



+VCORE Mid-Frequency Capacitor  
Intel: 22UF \*32  
F3S: 10UF \*16  
A7S: 10UF \*10 ...11/17  
+VCCP Decoupling Capacitor  
Intel: 270UF \*1, 0.1UF \*6  
F3S: 100UF \*1, 0.1UF \*4

CPU00		P5	
A4	VSS1	VSS82	P21
A8	VSS3	VSS83	P24
A11	VSS4	VSS84	P2
A14	VSS5	VSS85	R2
A16	VSS6	VSS86	R5
A19	VSS7	VSS87	R22
A23	VSS8	VSS88	R25
A27	VSS9	VSS89	T1
B1	VSS10	VSS90	T4
B11	VSS11	VSS91	T23
B13	VSS12	VSS92	U3
B16	VSS13	VSS93	U6
B19	VSS14	VSS94	U11
B21	VSS15	VSS95	U24
B24	VSS16	VSS96	U2
C5	VSS17	VSS97	V2
C8	VSS18	VSS98	V5
C11	VSS19	VSS99	V25
C14	VSS20	VSS100	W1
C16	VSS21	VSS101	W6
C19	VSS22	VSS102	W23
C22	VSS23	VSS103	Y3
C25	VSS24	VSS104	Y6
C28	VSS25	VSS105	Y21
D4	VSS26	VSS106	Y24
D8	VSS27	VSS107	Y2
D11	VSS28	VSS108	Y25
D13	VSS29	VSS109	Y26
D16	VSS30	VSS110	Y27
D19	VSS31	VSS111	Y28
D23	VSS32	VSS112	Y29
D26	VSS33	VSS113	Y30
D29	VSS34	VSS114	Y31
E3	VSS35	VSS115	Y32
E6	VSS36	VSS116	Y33
E9	VSS37	VSS117	Y34
E12	VSS38	VSS118	Y35
E15	VSS39	VSS119	Y36
E18	VSS40	VSS120	Y37
E21	VSS41	VSS121	Y38
E24	VSS42	VSS122	Y39
E27	VSS43	VSS123	Y40
E30	VSS44	VSS124	Y41
E33	VSS45	VSS125	Y42
E36	VSS46	VSS126	Y43
E39	VSS47	VSS127	Y44
E42	VSS48	VSS128	Y45
E45	VSS49	VSS129	Y46
E48	VSS50	VSS130	Y47
E51	VSS51	VSS131	Y48
E54	VSS52	VSS132	Y49
E57	VSS53	VSS133	Y50
E60	VSS54	VSS134	Y51
E63	VSS55	VSS135	Y52
E66	VSS56	VSS136	Y53
E69	VSS57	VSS137	Y54
E72	VSS58	VSS138	Y55
E75	VSS59	VSS139	Y56
E78	VSS60	VSS140	Y57
E81	VSS61	VSS141	Y58
E84	VSS62	VSS142	Y59
E87	VSS63	VSS143	Y60
E90	VSS64	VSS144	Y61
E93	VSS65	VSS145	Y62
E96	VSS66	VSS146	Y63
E99	VSS67	VSS147	Y64
F1	VSS68	VSS148	Y65
F4	VSS69	VSS149	Y66
F7	VSS70	VSS150	Y67
F10	VSS71	VSS151	Y68
F13	VSS72	VSS152	Y69
F16	VSS73	VSS153	Y70
F19	VSS74	VSS154	Y71
F22	VSS75	VSS155	Y72
F25	VSS76	VSS156	Y73
F28	VSS77	VSS157	Y74
F31	VSS78	VSS158	Y75
F34	VSS79	VSS159	Y76
F37	VSS80	VSS160	Y77
F40	VSS81	VSS161	Y78
F43	VSS82	VSS162	Y79
F46	VSS83	VSS163	Y80

**Title : CPU\_Merom[PWR]**


**ASUSTek COMPUTER INC. NE1**
**Engineer: Shunmin, Frank**

**Size**
**Project No.**
**Rev**

**Date: 8/8**
**A7S**
**1.0**

**Sheet 5 of 5**

<< Kennedy\_Zhang >>

		<b>Title :</b> Schematic page name	
<b>ASUSTeK COMPUTER INC</b>		<b>Engineer:</b> Shunmin, Frank	
Size Cus om	Project Name A7S	Rev 1.0	
Date: 2007-01-19 2007		Sheet 6 of 95	



### For Calibrating the FSB I/O Buffer



### For Slew Rate Compensation on the FSB



### For Providing a Reference Voltage to The FSB RCOMP circuits




<< Kennedy\_Zhang >>











<< Kennedy\_Zhang >>








Remove all GFX components R1.1

<b>ASUS</b>		<b>Title : CRESTLINE(GND)</b>	
ASUSTek COMPUTER INC. NB1		Engineer: Shumin, Frank	
Size	Project Name	Rev	
0.5mm	A7S	1.0	
Date: 8/8	--R 18 2007	Sheet	13 of 15

<< Kennedy\_Zhang >>


« Kennedy\_Zhang »

		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Shunmin, Frank	
Size	Project Name		Rev
C	A7S		1.0
Date	2007-01-19 2007	Sheet	14 of 95













5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<< Kennedy\_Zhang >>


		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 18 of 95		

M\_A\_DQ[63:0] 10

REV Type BOT



DDR\_DIMM\_200P  
12G025122006





<b>ASUS</b>		<b>Title : DDR2 SO-DIMM0</b>	
ASUSTeK COMPUTER INC. NBI		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
016.0m	A7S	1.0	
Date: 8/8	18 2007	Sheet	20 of 25

<< Kennedy\_Zhang >>

STD Type TOP

M\_B\_DQ[63:0] 10






<b>ASUS</b>		<b>Title : DDR2 TERMINATION</b>	
ASUSTek COMPUTER INC. NB1		Engineer: <b>Shunmin, Frank</b>	
Size	Project Name	Rev	
016.00	<b>A7S</b>	1.0	
Date: 8/8	--B 18 2007	Sheet	22 of 25

« Kennedy\_Zhang »


« Kennedy\_Zhang »

		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Shunmin, Frank	
Size	Project Name		Rev
C	A7S		1.0
Date	2017-04-19 2007	Sheet	25 of 95

















<< Kennedy\_Zhang >>




Terminated 70%  
Unterminated 40% PUN-02736 (02737)




<< Kennedy\_Zhang >>

ASUS		Title : G86M(4) FBC_VRAM_C	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	A7S	
Custom	Project Name	A7S	
Date	2007-10-19	Sheet	27 of 93





## LVDS






		<b>Title :</b> G86M(7)_MIOBD&GPIO	
<b>ASUSTeK COMPUTER INC</b>		<b>Engineer:</b> <i>Shunmin, Frank</i>	
Size Cus om	Project Name <b>A7S</b>	Rev 10	
Date: 8/8 -- 8/19/2007	Sheet 30	of 50	

<< Kennedy\_Zhang >>






<b>ASUS</b>		<b>Title : G86M(0)-SSC</b>	
ASUSTEK COMPUTER INC		Engineer: <b>Shunmin, Frank</b>	
Size	Project Name	Rev	
0.00mm	<b>A7S</b>	<b>1.0</b>	
Date: 8/22	By: B 18 2007	Sheet	31 of 35

« Kennedy\_Zhang »



PLACE ESD Diodes  
near CON3201




<b>ASUS</b>		<b>Title : CRT</b>	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Custom	A7S	1.0	
Date: 11/18/2007	Sheet 32 of 85		

<< Kennedy\_Zhang >>




## LCD Power



## LCD LVDS Interface

## LCD Backlight Control

**INVERTER  
Interface/Speaker  
CONN.**



ASUS		Title :LVDS & INVERTER	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Custom	A7S	1.0	
Date: 11/18/2007	Sheet 33 of 85		

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<< Kennedy\_Zhang >>




		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 34 of 95		

Diagram 1: ESD protection for CON3501. A +3VS line (pin 2) and a GND line (pin 1) are shown. An ESD diode D3501 is connected with its cathode to the +3VS line and its anode to the GND line. The output line is labeled CVBS\_CON.

Diagram 2: ESD protection for CON3502. A +3VS line (pin 2) and a GND line (pin 1) are shown. An ESD diode D3502 is connected with its cathode to the +3VS line and its anode to the GND line. The output line is labeled Y\_CON.

Diagram 3: ESD protection for CON3503. A +3VS line (pin 2) and a GND line (pin 1) are shown. An ESD diode D3503 is connected with its cathode to the +3VS line and its anode to the GND line. The output line is labeled C\_CON.

**PLACE ESD Diodes near CON3501**



R2.0

29 TMSD\_TX2P

29 TMSD\_TX2N

29 TMSD\_TX1P


29 TMSD\_TX1N

29 TMSD\_TX0P

29 TMSD\_TX0N

29 TMSD\_TX3P


29 TMSD\_TX3N




<< Kennedy\_Zhang >>

5		4		3		2		1	

## Thermal Sensor



## DC FAN Control




<b>ASUS</b>		<b>Title : THER SENSOR &amp; FAN</b>	
ASUSTek COMPUTER INC. NE1		Engineer: <i>Shunmin, Frank</i>	
Size	Project Name	Rev	
Cus. em	<b>A7S</b>	1.0	
Date: 8/18/2007		Sheet	37 of 95

<< Kennedy\_Zhang >>


5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<< Kennedy\_Zhang >>

		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 38 of 95		



R1.1 Del LED



Title : Schematic page name

ASUSTEK COMPUTER INC

Engineer: Shunmin, Frank

Size	Project Name	Rev
Dis cm	A7S	1.0
Date: 8/8/2007	Sheet 40 of 55	

<< Kennedy\_Zhang >>



## DJ Board Conn.

SN:12G183402008

## Launch Board Conn.

SN:12G183401503










11/2

## LID SWITCH

## DJ SWITCH


## PWR SWITCH

## SWITCHs



ASUS		Title : Power on & Res Freq	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Qis em	A7S	1.0	
Date: 8/8/2007	Sheet	41	of 55


« Kennedy\_Zhang »




5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<

<< Kennedy\_Zhang >>

		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 43 of 55		




<< Kennedy\_Zhang >>










<< Kennedy\_Zhang >>

<b>ASUS</b>		<b>Title : MINI CARD-Robson</b>	
ASUSTek COMPUTER INC. NB1		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Qis.001	A7S	1.0	
Date: 8/8	---B 20 2007	Sheet	48 of 55



- 1. Kedron
- 2. Windigo






Windigo

Windigo


Windigo

Kedron



<b>ASUS</b>		<b>Title : MINI CARD-Kedron</b>	
ASUSTek COMPUTER INC. NE1		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Dis. on	A7S	1.0	
Date: 8/8	Rev: 20/2007	Sheet: 48	of 55


<< Kennedy\_Zhang >>

		Title : Schematic page name	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size Cus om	Project Name A7S	Rev 1 0	
Date: 2007-10-19 2007		Sheet 50 of 95	












5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<< Kennedy\_Zhang >>


		Title : Schematic page name	
ASUSTeK COMPUTER INC. NB1		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Size cm	A7S		1.0
Date: 8/8/2007	Sheet 55 of 55		








<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>






« Kennedy\_Zhang »

## For Touch-Pad



## For Keyboard

### Big Keyboard for A7S



### Small Keyboard for G2S

<b>ASUS</b>		<b>Title : Touch Pad &amp; KB</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Qus. cm	A7S	1.0	
Date: 8/8	18/18/2007	Sheet	88 of 95

<< Kennedy\_Zhang >>


Remove IAMT control  
logic

R1.1

« Kennedy\_Zhang »

		<b>Title:</b> Sequence Control Logic	
ASUSTek COMPUTER INC NBI		<b>Engineer:</b> Shumin, Frank	
Size	Project Name		Rev
Custom	A7S		1.0
Date: 11/19/2007		Sheet	61 of 80





<< Kennedy\_Zhang >>

ASUS		Title : Schematic page name	
ASUSTek COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Dis. on	A7S	1.0	
Date: 8/8	--R 18 2007	Sheet	83 of 95

**ISA ROM**

### EC Hardware Strapping


**FA2/ BADDR0 & FA3/ BADDR1**

00: PNPCNG Access Register Pair Are 002Eh and 002Fh

10: PNPCNG Access Register Pair Are 004Eh and 004Fh

### 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR

11: Reserved




**Note: Sampled at VSTBY Power Up Reset**

## FA4/ PPEN


0: Normal

### 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming


**FA5/ SHBM**

### 0: Disable Shared Memory with Host BIOS

### 1: Enable Shared Memory with Host BIOS



## 8M TSOP



<< Kennedy\_Zhang >>






Kennedy\_Zhang


5		4		3		2		1	

5		4		3		2		1	


DC-IN



Battery Connector



Without Battery & Pull out Adapter




<< Kennedy\_Zhang >>

ASUS		Title : DC & BAT IN	
ASUSTEK COMPUTER INC. NE1		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Cus. em	A7S	1.0	
Date: 8/18/2007	Sheet 88	of 95	

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	





<

<< Kennedy\_Zhang >>

		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 88 of 95		


For Debug

If support NewCard Debug Card,  
Pls don't mount all components.





<< Kennedy\_Zhang >>

ASUS		Title : Debug CONN.	
ASUSTeK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Q18.0m	A7S	1.0	
Date: 8/21/2007		Sheet	70 of 95

		<b>Title :</b> Schematic page name	
<b>ASUSTek COMPUTER INC</b>		<b>Engineer:</b> Shunmin, Frank	
<b>Size</b> Cus om	<b>Project Name</b> A7S	<b>Rev</b> 1 0	
Date: 2007-10-19		Sheet 71 of 95	

# SATA HDD ODD












<b>ASUS</b>		<b>Title : SATA-HDD &amp; ODD</b>	
ASUSTek COMPUTER INC. NB1		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
018.001	A7S	1.0	
Date: 8/2	18/2007	Sheet	72 of 95

« Kennedy\_Zhang »





remember MDC 2 NUT  
MINI CARD 6 NUT




« Kennedy\_Zhang »


ASUS		Title : SREW HOLE	
ASUSTek COMPUTER INC		Engineer: Shummin, Frank	
Size	Project Name	Rev	
Cus om	A7S	1.0	
Date: 2007-03-20		Sheet 74 of 95	

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

<< Kennedy\_Zhang >>

		Title : Schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis. on	A7S		1.0
Date: 8/8/2007	Sheet 75 of 95		

For TPM Module



<< Kennedy\_Zhang >>



5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

</



<< Kennedy\_Zhang >>

		Title: schematic page name	
ASUSTEK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name		Rev
Dis: cm	A7S		1.0
Date: 8/8	--B 18 2007		Sheet 77 of 95

# For Bluetooth



# For Side SW



<< Kennedy\_Zhang >>



<b>ASUS</b>		<b>Title : Blue Tooth</b>	
ASUSTeK COMPUTER INC		Engineer: Shunmin, Frank	
Size	Project Name	Rev	
Qis em	A7S	1.0	
Date: 8/8	--B 18 2007	Sheet	78 of 95





<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>

<Var ant Name>

		<b>Title :</b> POWER_SYSTEM	
ASUSTeK COMPUTER INC NB		<b>Engineer:</b> Ray	
Size Cus om	Project Name  <div style="font-size: 2em; font-weight: bold; color: blue;">A7S</div>	Rev 2.0	
Date: 2007. 3. 21		Sheet 81	of 95






<< Kennedy\_Zhang >>

+2.5VS & +2.5VSUS

0704



<Var and Name>

<b>ASUS</b>		<b>Title : POWER_UQ_+2.5VS</b>	
ASUSTek COMPUTER INC NB		Engineer: Ray	
Size	Project Name	Rev	
Q18.0m	A7S	2.0	
Date: 8/21/2007	Sheet 84 of 95		

<< Kennedy\_Zhang >>







<Variant Name>				Title :POWER_SHUTDOWN#	
ASUSTeK COMPUTER INC NB		Engineer: Ray			
Size	Project Name			Rev	
Cus om	A7S			2 0	
Date: 日期 - 一月 21 2007		Sheet		87	of 95

# POWER PATH & BAT\_LEARN

AC IN Threshold 2.54Vmax AD\_DOCK IN  
> 17.44V active

1011  
Adapter Input: [0.05V/Rsense/Adm]/[VCL5 VREF]  
Resense: 0.05V  
VCL5: 2.54V  
> 100mA: 4.5A  
> Constant Power: 13"4.5 85.5W  
> 2.54V, 2.54V, 2.54V


Charge Current Idmg [0.075V/Rsense/CHG]/[VCTL3 BV]  
Resense: 0.075V  
VCTL3: 0.075V  
> 100mA: 2.5A  
> Constant Power: 13"4.5 85.5W  
> 2.54V, 2.54V, 2.54V

Vbat: Cell 1 [Val-4 (VCTL 1 BV)/9.52]  
VCTL: 1.58V  
> 100mA: 4.5A

Mode pin: Vmode > 2.5V (9 a to LDO p) > 4 Cells  
2.5 > Vmode > 1.5V (Loading) > 3 Cells  
0.5 > Vmode (9 a to GND) > Learning mode

VCTL > 0.9V or DC N > 7V > Charger Disable

Precharge current: 150mA




<< Kennedy\_Zhang >>


ASUS		Title :POWER_CHARGER	
ASUS COMPUTER INC. No.		Engineer: Ray	
Size	F	Qcd Name	Rev
C		A7S	2.0
Date	2007.01.20	Sheet	88 of 95






<Variant Name>			
		Title : N/A	
ASUSTeK COMPUTER INC. NB		Engineer: Ray	
Size	Project Name		Rev
Qty. cm	A7S		2.0
Date: 8/21/2007	Sheet 88 of 95		


BATTERY IN DETECT



ADAPTER IN DETECT



+2.5VREF




<Var and Name>		Title : POWER_DETECT	
ASUS		Engineer: Ray	
Size	Project Name	Rev	
Qus am	A7S	1.1	
Date: 8/21/2007	Sheet 88	of 95	

<< Kennedy\_Zhang >>





## POWER GOOD DETECTOR




<< Kennedy\_Zhang >>

<b>&lt;Var ant Name&gt;</b>					
		<b>Title : POWER_PROTECT</b>			
<b>ASUSTek COMPUTER INC NB</b>		<b>Engineer: Ray</b>			
<b>Size</b>	<b>Project Name</b>				<b>Rev</b>
Cus om					2 0
<b>A7S</b>					
Date:	日期 = 日月年	Sheet	of		
	21 2007	22	95		




FOR POWER TEST



<Var and Name>			
ASUS		Title : POWER_SIGNAL	
ASUSTek COMPUTER INC. NB		Engineer: Ray	
Size	Project Name	Rev	
Qus am	A7S	2.0	
Date: 8/21/2007	Sheet 88	of 95	

<< Kennedy\_Zhang >>



VR VIDO VR VID6, H DPRSTP#,  
MCH OK, PM DPRSLPVR, PM PSI#,  
VCCSENSE, VSSSENSE, STP CPU#,  
PWR MON


<< Kennedy Zhang >>

Rev	Date	Description
1.0	10/04/05	1. Initial release.
1.1	12/26/05	1. Remove CardReader PME schemaic for R5C832 CardReader.[16,49] 2. Change X6 32.768MHz source.[59] 3. Remove FAN control schematic of the 3PIN.[37] 4. Remove EC control pin for Fan control schmatic.[59] 5. Delete VGA Thermal OTEMP# 0 ohm resistor .[37] 6. Unmount USB 47uF for dual USB connector .[62] 7. Delete REAR_R & REAR_L 1uF and 220 ohm.[56] 8. Add 4 pcs 10uF (0805) for +VRAM.[28] 9. Change TPLED_ON GPIO pin from GPIO19 to GPIO14 and 10K ohm pull low.[17,66] 10. Change LAN, CRT, DVI,USB, SVIDEO, SATA, PATA, DC, BAT, NewCard, MIC connector.[45,32,35,62,35,72,72,68,68,52,57] 11. USB Schematic modify.[62] 12. Delete U38 BIOS Socket.[64] 13. PCB_ID from 000 change to 001.[17] 14. Reverse RN28 pin definition.[70] 15. CLK_TPMPPI termination resistor from 33 Ohm to 22 Ohm.[39] 16. Add Pre-Amplifier MIC circuit.[56,57] 17. Add H3,H4 NUT for FAN and modify screw hole H17, H20.[37,74] 18. Modify ACZ_BCLK_CODEC R407 & ACZ_BCLK_MOD R351 termination resistor.change to 22 OHM and mount 22pF capacitor C482 & C575[15,45,56] 19. Modify SDWP net name.[50,51] 20. Add SD/MSCLK C641 10pF/50V.[51] 21. Ear output from FRONT R/L OUT change to SURR_OUT_R/L.[56,57] 22. Unmount C608 U32 Amplifier PC-BEEP capacitor.[57] 23. Add C885 LAN_GND capacitor for EMI request.[45] 24. Modify C676 & C677 1000pF/3KV capacitor for EMI request.[45] 25. Modify L121-L124 220 Ohm bead for EMI request.[57] 26. Modify RN55 0 Ohm for inverter signal.[33] 27. Modify CPU & VGA screw hole H39,H40,H43,H44,H47,H48,H51.[74]


Rev	Date	Description


<< Kennedy\_Zhang >>

		Title : History	
ASUSTek COMPUTER INC		Engineer: Ray	
Size	Project Name	Rev	
Cus. no.	A7S		
Date: 8/21/2007		Sheet	95 of 95



<Variant Name>

**Title :** MINI CARD GF


**Engineer:** *Mark\_Lin*

Size	Project Name		Rev
A			10

Date	Thursday May 17 2007	Sheet	1	of	5
------	----------------------	-------	---	----	---








<Variant Name>




**Title:** NAND FLASH #1



**Engineer:** *Mark Lin*

Size	Project Name	Rev
A	<b>Robson</b>	10




<Variant Name>


		<b>Title :</b> NAND FLASH #2	
<b>ASUSTek COMPUTER NC NB1</b>		<b>Engineer:</b> Mark_Lin	
Size	Project Name	Rev	
A	Robson	1.0	
Date	Thursday May 17 2007	Sheet	4 of 5





Place as close as possible to AVDD pins of Diamond Lake




Place as close as possible to AVDDT pins of Diamond Lake



Place as close as possible to AVDDL pins of Diamond Lake





Place as close as possible to VDDR1 and VDDR2 pins of Diamond Lake




Place as close as possible to 3.3V pins of Nand Flash


<Variant Name>

		<b>Title : POWER AND DECOUPLING</b>	
<b>ASUSTeK COMPUTER NC NB1</b>		<b>Engineer: Mark_Lin</b>	
Size <b>A</b>	Project Name <b>Robson</b>	Rev <b>1.0</b>	
Date <b>Thursday May 17 2007</b>	Sheet <b>5</b>	of <b>5</b>	




<Variant Name>

		<b>Title :</b> MINI CARD GF	
ASUSTek COMPUTER NC NB1		<b>Engineer:</b> <i>Mark_Lin</i>	
Size A	Project Name Robson	Sheet 1	of 5
Date Thursday May 17 2007	Rev 2.0		



<Variant Name>

D AMOND\_LAKE\_QFN68


**Title : DIAMOND LAKE**

**Engineer: Mark\_Lin**


**ASUSTek COMPUTER NC NB1**


Size	Project Name	Rev
A	Robson	2.0

Date	Friday May 18 2007	Sheet	2	of	5
------	--------------------	-------	---	----	---




<Variant Name>



		<b>Title :</b> NAND FLASH #1	
ASUSTek COMPUTER NC NB1		<b>Engineer:</b> Mark_Lin	
Size A	Project Name Robson	Rev 2.0	
Date Thursday May 17 2007	Sheet 3	of 5	1




<Variant Name>

		<b>Title :</b> NAND FLASH #2	
ASUSTek COMPUTER NC NB1		<b>Engineer:</b> Mark_Lin	
Size A	Project Name Robson	Sheet 4	of 5
Date Thursday May 17 2007	Rev 2.0		








Place as close as possible to AVDD pins of Diamond Lake




Place as close as possible to AVDDT pins of Diamond Lake




Place as close as possible to AVDDL pins of Diamond Lake



Place as close as possible to VDDR1 and VDDR2 pins of Diamond Lake



Place as close as possible to 3.3V pins of Nand Flash1



Place as close as possible to 3.3V pins of Nand Flash2

<Variant Name>