

REVISION LIST

R1.0	2005/08/01
R1.1	2005/10/20
R2.0	2005/11/17
R2.1	2005/11/25

POWER INTERFACE

SIGNALS	TYPE	POWER
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
VRON	O	+3.3V
PM_DPRSLPVR	O	+3.3V
CPU_STP#	O	+3.3V
RST_BTN#	O	+3.3V
CLK_EN#	I	+3.3V
DELAY_VR_PWRGD	I	+3.3V
OTP_RESET#	I	+3.3V
SHUT_DOWN#	I	+3.3V
BAT_LEARN	I	+3.3V
BAT_LLOW#_OC	I	+3.3V
BAT1_IN#_OC	I	+3.3V
BAT2_IN#_OC	I	+3.3V
CHG_EN_OC	I	+3.3V
CHG_LED	I	+3.3V
SMCLK_BAT1	IO	+3.3V
SMDATA_BAT1	IO	+3.3V
SMCLK_BAT2	IO	+3.3V
SMDATA_BAT2	IO	+3.3V
SUSB#	O	+3.3V
SUSC#	O	+3.3V
1.8V_PWRGD	I	+3.3V
1.5VS_PWRGD	I	+3.3V
VSUS_ON	O	+3.3V
ACIN_OC	I	+3.3V
ACIN#	I	AC_BAT_SYS
+3VA	PWR	+3.3V
+5VA	PWR	+5V
+5VLCM	PWR	+5VLCM
A/D_DOCK_IN	PWR	DC
AC_BAT_SYS	PWR	DC

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 V	6.0A
+0.9VS	0.9V	1.0A
+1.5VS	1.5V	3A
+1.8V	1.8V	5.5A
+1.8VS	1.8V	3.3A
+2.5VS	2.5V	0.3 A
+3V	3.3V	1.5A
+3VS	3.3V	2.0A
+3VSUS	3.3V	0.72A
+5V	5V	4.8A
+5VS	5V	3.3A
+5VSUS	5V	0.01A
+12V	12V	0.25A
+12VS	12V	0.25A

IMPEDENCE

Single-Ended	
27.4 OHM	WIDTH
TOP/BOT	18 mils
37.5 OHM	WIDTH
TOP/BOT	11 mils
IN1/IN2/IN3	11 mils
42 OHM	WIDTH
TOP/BOT	9 mils
IN1/IN2/IN3	9 mils
50 OHM	WIDTH
TOP/BOT	6.5 mils
IN1/IN2/IN3	6.5 mils
55 OHM	WIDTH
TOP/BOT	5 mils
IN1/IN2/IN3	5 mils
75 OHM	WIDTH
TOP/BOT	4 mils
IN1/IN2/IN3	4 mils
Differential	
70 OHM	WIDTH/SPACE
TOP/BOT	9 mils/ 4 mils
IN1/IN2/IN3	9 mils/ 4 mils
85 OHM	WIDTH/SPACE
TOP/BOT	5 mils/ 4 mils
IN1/IN2/IN3	5 mils/ 4 mils
90 OHM	WIDTH/SPACE
TOP/BOT	5 mils/ 4.5 mils
IN1/IN2/IN3	5 mils/ 4.5 mils
100 OHM	WIDTH/SPACE
TOP/BOT	5 mils/ 7 mils
IN1/IN2/IN3	5 mils/ 7 mils
110 OHM	WIDTH/SPACE
TOP/BOT	4 mils/ 8 mils
IN1/IN2/IN3	4 mils/ 8 mils

PCI INTERFACE


PCI_REQ#
MINIPCI(TV) PCI_REQ#0
CB&1394 PCI_REQ#1

IDSEL
MINIPCI(TV) PCI_AD16
CB&1394 PCI_AD17


PCB STACK-UP

PCB THICKNESS: 1.6 mm	
L1	TOP
L2	GND
L3	IN1
L4	VCC
L5	IN2
L6	IN3
L7	GND
L6	BOT

CPU +VCORE Bulk-Decoupling Capacitors





CPU +VCORE Mid-Frequency Capacitors




+VCORE Bulk-Decoupling Capacitor
Intel: 330UF *6
R1F: 330UF *4
A7J: 330UF *5

+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 22UF *16
A7J: 22UF*29 use 19




+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4
A7J: 220UF *1, 0.1UF *6



CPU +VCCP Decoupling Capacitors





CPU +VCCA Decoupling Capacitors



<Variant Name>

ASUS		Title : CPU_YONAH(PWR)	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	A7J	Rev 2.0
Custom			
Date	Tuesday November 29 2005	Sheet	4 of 52

CPU



~~-----~~**OTHER SIGNALS**

15 mils
=====GND



10 mils
=====H_THERMDA(10 mils)

=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)

10 mils

=====GND
15 mils
-----OTHER SIGNALS

Avoid FSB,Power




<Variant Name>




RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



AGTL+ I/O Voltage Reference



CALISTOGA_Q137


<Variant Name>

ASUS		Title : NB-945PM(HOST)	
ASUSTeK COMPUTER INC. NB1		Engineer	Mark , Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	6 of 52

GMCH Strapping


CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG[13:12] : GMCH Test Mode

00= Partial CLK Gating Disable
01= XOR Mode Enable
10= All Z Mode Enable
11= Normal Operation (D)




CFG7 : CPU Strap

0 = Desktop/Transpotable CPU
1 = Mobile CPU (D)




CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)

**CFG19 : DMI Lane Reversal**





0 = Normal Operation (D)
1 = Lanes Reversed




Note: CFG[17:3] have internal pull-ups while CFG[20:18] have internal pull-downs.

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4
6		(Default)
7	CPU Strap	0 = Reserved 1 = Mobile
8		CPU
9	PCIe Graphics Lane Reversal	(Default) 0 = Reverse Lanes 1 = Normal
11:10		(Default)
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled
17		(Default)
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIe concurrent	0 = Only SDVO or PCIe x1 is operational(Default) 1 = SDVO and PCIe x1 are operating simultaneously via the PEG port





Layout Note:
Route as short
as possible





<Variant Name>









<Variant Name>

ASUS		Title : NB_945PM(PCI-E)	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	8 of 52










<Variant Name>














<Variant Name>

		Title : NB-945PM(GND)	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	12 of 52





MEM_ID[1:0]: MEM_Type
00: Infineon HYB18T256161AF1-25_16Mx16
01: xxx
10: Hynix HY5PS561621AFP-25_16Mx16
11: xxx








MEMORY CHANNEL A




MEMORY CHANNEL B








LCD Backlight Control







LCD LVDS Interface






INVERTER Interface

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.






TOP





R1.1

DDR_DIMM_200P PN 12G025332009



<Variant Name>

ASUS		Title : DDR2 SO-DIMM1	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	21 of 52




+3VS

R57


10KOhm

R1.1



DIMM_200P


PN:12G02512200G




PN:12G02512200G

<Variant Name>

ASUS		Title : DDR2 SO-DIMM1	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	22 of 52









Figure 10: Pinmux for USB and SPI. The diagram shows the pinmux configuration for USB and SPI interfaces. It includes connections for USB OC#1, OC#2, OC#46, and OC#57 to various pins (C4, C5, D4, E5, A3, B2). It also shows connections for SPI_CLK, CS#, CS#, MOSI, and MISO to pins R2, R6, P1, and P2. The diagram is divided into two main sections: USB and SPI. The USB section shows connections for USB OC#1, OC#2, OC#46, and OC#57 to pins C4, C5, D4, E5, A3, and B2. The SPI section shows connections for SPI_CLK, CS#, CS#, MOSI, and MISO to pins R2, R6, P1, and P2. The diagram is labeled 'U17D' at the top.

USB 0	Newcard
USB 1	USB Conn.
USB 2	BlueTooth
USB 3	Camera
USB 4	USB Conn.
USB 5	USB Conn.
USB 6	USB Conn.
USB 7	USB Conn.

Place the resistor with
500 mils of the ICH7



U17E		P28	
A4	Vss1	Vss98	R1
A23	Vss2	Vss99	R11
B1	Vss3	Vss100	R12
B8	Vss4	Vss101	R13
B11	Vss5	Vss102	R14
B14	Vss6	Vss103	R15
B17	Vss7	Vss104	R16
B20	Vss8	Vss105	R17
B23	Vss9	Vss106	R18
B26	Vss10	Vss107	T6
B29	Vss11	Vss108	T12
C2	Vss12	Vss109	T13
C6	Vss13	Vss110	T14
C27	Vss14	Vss111	T15
D13	Vss15	Vss112	T16
D18	Vss16	Vss113	T17
D21	Vss17	Vss114	U4
D24	Vss18	Vss115	U12
E1	Vss19	Vss116	U13
E2	Vss20	Vss117	U14
E4	Vss21	Vss118	U15
E8	Vss22	Vss119	U16
F15	Vss23	Vss120	U17
F3	Vss24	Vss121	U24
F4	Vss25	Vss122	U25
F5	Vss26	Vss123	U26
F12	Vss27	Vss124	U27
F22	Vss28	Vss125	V13
F28	Vss29	Vss126	V15
G1	Vss30	Vss127	V24
G2	Vss31	Vss128	V27
G5	Vss32	Vss129	V28
G6	Vss33	Vss130	W6
G9	Vss34	Vss131	W24
G14	Vss35	Vss132	W25
G18	Vss36	Vss133	W26
G21	Vss37	Vss134	Y3
G24	Vss38	Vss135	Y24
G25	Vss39	Vss136	Y27
G26	Vss40	Vss137	Y28
H3	Vss41	Vss138	AA1
H4	Vss42	Vss139	AA24
H5	Vss43	Vss140	AA25
H24	Vss44	Vss141	AA26
H27	Vss45	Vss142	AB4
H28	Vss46	Vss143	AB6
I1	Vss47	Vss144	AB11
I2	Vss48	Vss145	AB14
I5	Vss49	Vss146	AB16
J24	Vss50	Vss147	AB19
J25	Vss51	Vss148	AB21
J26	Vss52	Vss149	AB24
K24	Vss53	Vss150	AB27
K27	Vss54	Vss151	AB28
K28	Vss55	Vss152	AC2
L13	Vss56	Vss153	AC9
L15	Vss57	Vss154	AC11
L24	Vss58	Vss155	AD1
L25	Vss59	Vss156	AD3
L26	Vss60	Vss157	AD7
M3	Vss61	Vss158	AD8
M4	Vss62	Vss159	AD15
M5	Vss63	Vss160	AD19
M12	Vss64	Vss161	AD23
M13	Vss65	Vss162	AE2
M14	Vss66	Vss163	AE8
M15	Vss67	Vss164	AE11
M16	Vss68	Vss165	AE13
M17	Vss69	Vss166	AE18
M24	Vss70	Vss167	AE21
M28	Vss71	Vss168	AE24
N1	Vss72	Vss169	AE25
N2	Vss73	Vss170	AE2
N5	Vss74	Vss171	AE4
N6	Vss75	Vss172	AE11
N11	Vss76	Vss173	AE17
N12	Vss77	Vss174	AE28
N13	Vss78	Vss175	AG7
N14	Vss79	Vss176	AG11
N15	Vss80	Vss177	AG17
N16	Vss81	Vss178	AG20
N17	Vss82	Vss179	AG25
N18	Vss83	Vss180	AH1
N19	Vss84	Vss181	AH3
N24	Vss85	Vss182	AH7
N25	Vss86	Vss183	AH12
N26	Vss87	Vss184	AH23
P3	Vss88	Vss185	AH27
P4	Vss89	Vss186	
P12	Vss90	Vss187	
P13	Vss91	Vss188	
P14	Vss92	Vss189	
P15	Vss93	Vss190	
P16	Vss94	Vss191	
P17	Vss95	Vss192	
P24	Vss96	Vss193	
P27	Vss97	Vss194	

<Variant Name>

ASUS Title : SB-ICH7M(PWR)


ASUSTeK COMPUTER INC. NB1 Engineer Mark , Frank

Size Project Name A7J

Custom 2.0

Date Tuesday November 29 2005 Sheet 27 of 52

Request	Control net	Net name
PCIE_REQ1#	PCIE0(##), PCIE6(##)	M56(6)
PCIE_REQ2#	PCIE1(##), PCIE8(##)	Express card(1)
PCIE_REQ3#	PCIE2(##), PCIE4(##)	MINICARD(4), ICH7(2)
PCIE_REQ4#	PCIE3(##), PCIE5(##), PCIE7(##)	MCH(3), LAN(5)




CLK_MCH_BCLK	R253	1	2	49.90hm	1%
CLK_MCH_BCLK#	R254	1	2	49.90hm	1%
CLK_CPU_BCLK	R255	1	2	49.90hm	1%
CLK_CPU_BCLK#	R256	1	2	49.90hm	1%
CLK_PCIE_NEWCARD	R259	1	2	49.90hm	1%
CLK_PCIE_NEWCARD#	R260	1	2	49.90hm	1%
CLK_PCIE_MINICARD	R262	1	2	49.90hm	1%
CLK_PCIE_MINICARD#	R264	1	2	49.90hm	1%
CLK_PCIE_LAN	R266	1	2	49.90hm	1%
CLK_PCIE_LAN#	R268	1	2	49.90hm	1%
CLK_MCH_3GPLL	R269	1	2	49.90hm	1%
CLK_MCH_3GPLL#	R271	1	2	49.90hm	1%
CLK_PCIE_ICH	R274	1	2	49.90hm	1%
CLK_PCIE_ICH#	R276	1	2	49.90hm	1%
CLK_SATA_ICH	R654	1	2	49.90hm	1%
CLK_SATA_ICH#	R655	1	2	49.90hm	1%
CLK_PCIE_GFX	R648	1	2	49.90hm	1%
CLK_PCIE_GFX#	R649	1	2	49.90hm	1%

R1.1


PEREQ#1

0 = PCIEX6/0 Not Controlled
1 = PCIEX6/0 Controlled




PEREQ#2

0 = PCIEX8/1 Not Controlled
1 = PCIEX8/1 Controlled




PEREQ#3

0 = PCIEX4/2 Not Controlled
1 = PCIEX4/2 Controlled (D)



PEREQ#4


0 = PCIEX7/5/3 Not Controlled
1 = PCIEX7/5/3 Controlled (D)



<Variant Name>


ASUS		Title :CLOCK GEN-ICS954310	
ASUSTek COMPUTER INC. NB1		Engineer	Mark , Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	28 of 52

Latched Input Select




Pin 5,9,32,33,34 : Internal Pull-Up
Pin 64: Internal Pull-Down

Reserved for Debug & Exprimt








BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




<Variant Name>

ASUS		Title : MINICARD	
ASUSTeK COMPUTER INC. NB1		Engineer	Mark, Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	30 of 52







!ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V







<Variant Name>

ASUS		Title : NEWCARD	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	31 of 52




<Variant Name>







ASUS		Title : GIGALAN-RTL8111B	
ASUSTeK COMPUTER INC. NB1		Engineer	Mark, Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	32 of 52



J1.0








For EMI







<Variant Name>		ASUS		Title : AZALIA ALC882	
ASUSTek COMPUTER INC. NB1		Engineer:		Mark, Frank	
Size		Project Name		Rev	
Custom		A7J		2.0	
Date: Tuesday, November 29, 2005		Sheet		34 of 52	

FL = TBD
FH = TBD Internal MIC Pre-Amplifier







TYPE	LEVEL	LEVEL	LEVEL
SPDIF IN	L	H	H
JACK IN#	L	L	H
OUT	EAR OUT	S/PDIF OUT	OFF
OPTIC VCC	OFF	ON	ON




Replace by P/N:
12G140001089







Headphone & SPDIF JACK









Reserved for Solving MS Duo Pin Short
Problem on ALPS 4in1 Cardreader





<Variant Name>


ASUS		Title : CARD1394-R5C832(2)	
ASUSTek COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	38 of 52



SATA




CD-ROM



EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPENG Access Register Pair Are 002Eh and 002Fh
 10: PNPENG Access Register Pair Are 004Eh and 004Fh
 01: PNPENG Access Register Pair Are Determined by
 EC Domain Registers SWCBALR and SWCBAHR.
 11: Reserved



Note: Sampled at VSTBY Power Up Reset



FA5/ SHBM

0: Disable Shared Memory with Host BIOS
 1: Enable Shared Memory with Host BIOS




FA4/ PPEN

0: Normal
 1: KBS Interface Pins Are Switched to Parallel Port
 Interface for In-System Programming




EC ADC close to EC


Adaptor



Battery 0






ROM power plane same as EC +VSTBY




<Variant Name>

ASUS		Title : ISA ROM	
ASUSTeK COMPUTER INC. NB1		Engineer	Mark , Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	41 of 52












CLOSE TO ITE8705



<Variant Name>

ASUS		Title : SUPER I/O	
ASUSTeK COMPUTER INC. NB1		Engineer	Mark , Frank
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	42 of 52




Refer to
A3H




<Variant Name>







ASUS		Title : USB CONN	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	43 of 52

DJ Board Conn.




Launch Board Conn.





Battery_IN Conn.




DC_IN Conn.


<Variant Name>

ASUS		Title : BATTERY	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	45 of 52



WLAN/BT ON/OFF Control





P/N:
12-090070035



Bluetooth Module



R1.1 For NECCI



System Power Sequence

+VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.5VSUS->

RSMRST#->SUSC#->SUBS#->VCCLAN->LANPWROK

->V5REF->PWROK->GMCH->VCCP->VCORE

SUSSTAT#->PCIRST#

CPU : +VCORE, +VCCP,+1.05VS


























NB : +1.05VS, +1.5VS, +2.5V, +VCCP

SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS

DDR : +1.8V, +0.9VS


M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS,


AC_BAT_SYS




<Variant Name>

ASUS		Title : Screw Hole	
ASUSTeK COMPUTER INC. NB1		Engineer Mark , Frank	
Size	Project Name	A7J	Rev
Custom			
Date	Tuesday November 29 2005	Sheet	48 of 52







+3VAO



+3VA_EC




+2.5VS



<Variant Name>

ASUS		Title : POWER_I/O_+3VA & +2.5V	
<OrgName>		Engineer	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	54 of 66




TON	F1	F2
FLOAT	345K	255K
REF	485K	355K

+VRAM	R5520	P/N
2.0V	10K	10G213100213030
1.8V	8.06K	10G213806113030

CPU_VID	VGA_VCORE
H	1.0V
L	1.08V






U5500		MAX8743EE1	
V_OUT2	1	28	V_LX2
V_FB2	2	27	FB1
V_LIM2	3	26	DH1
AC_BAT_SYS	4	25	V_BST2
V_TON	5	24	V_DL2
V_VCC	6	23	V_VCC
SKIP#	7	22	V_VCC
V_OVP	8	21	+5V0
V_VCC	9	20	V_DLT
V_REF	10	19	V_BST1
V_ON2	11	18	V_DHT
V_LIM1	12	17	V_LX1
ILIM2	13	16	V_OUT1
V_FB1	14	15	OUT2

+1.2VSP




CTL	Fk
>0.8VCC	1M
0.7~0.55VCC	500K
<0.45VCC	Shutdown

TOTAL POWER=90W
-->4.73A







BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF







BATTERY A/D_SD# (OVP)



POWER GOOD DETECTOR



TPC28T	T6003		1	VRM PWRGD
TPC28T	T6004		1	DDR PWRGD
TPC28T	T6005		1	3V_5V_PWRGD
TPC28T	T6006		1	1.05V_1.5V_PWRGD

<Variant Name>



Title : POWER_PROTECT

<OrgName>

Size	Project Name
Custom	A7



Date Tuesday November 29 2005

Engineer



Rev
2.0

Sheet 60 of 66

SUSC#_PWR POWER





SUSB#_PWR POWER




<Variant Name>

ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer	
Size	Project Name	A7J	Rev 2.0
Custom			
Date	Tuesday November 29 2005	Sheet	61 of 66






FOR POWER TEST



<Variant Name>

		Title : POWER_SIGNAL	
<OrgName>		Engineer	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date	Tuesday November 29 2005	Sheet	63 of 66


PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (TV)	AD16	0	H,G

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x (D2)	ICS954310
ICH7-M	SO-DIMM 0	1010000x (A0)	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x (A2)	DDR SOCKET2
ICH7-M			

ICH7-M GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 0	INPUT	PM_BMBUSY#				+3VS
GPIO 1		PCI_REQ#5				+3VS
GPIO 2		PCI_INTE#				+3VS
GPIO 3		PCI_INTF#				+3VS
GPIO 4		PCI_INTG#				+3VS
GPIO 5		PCI_INTH#				+3VS
GPIO 6						+3VS
GPIO 7	INPUT	RF_OFF_SW#	LOW			+3VS
GPIO 8	INPUT	EXTSMI#	LOW			+3VSUS
GPIO 9	INPUT	SATA_DET#0	LOW			+3VSUS
GPIO 10						+3VSUS
GPIO 11	INPUT	SMBALERT#				+3VSUS
GPIO 12	INPUT	KB_SCI#	LOW			+3VSUS
GPIO 13	INPUT	SIO_SMI#	LOW			+3VSUS
GPIO 14	OUTPUT	802_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 15	OUTPUT	CB_SD#	LOW	HIGH	LOW	+3VSUS
GPIO 16		DPRSLPVR				+3VS
GPIO 17		GNT#5	PULL-DOWN: Boot BIOS destinat on select			+3VS
GPIO 18	OUTPUT	STP_PCI#				+3VS
GPIO 19	OUTPUT	PWRLED_1HZ	1 Hz	1 Hz	Off	+3VS
GPIO 20	OUTPUT	STP_CPU#				+3VS
GPIO 21		SATA0GP				+3VS
GPIO 22		REQ4#				+3VS
GPIO 23		LDRQ1#				+3VS
GPIO 24						+3VSUS
GPIO 25	OUTPUT	BT_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 26	INPUT	PCB_ID2	Default : 0			+3VSUS
GPIO 27	INPUT	PCB_ID1	Default : 0			+3VSUS
GPIO 28	INPUT	PCB_ID0	Default : 0			+3VSUS
GPIO 29		USB_OC5#				+3VSUS
GPIO 30		USB_OC6#				+3VSUS
GPIO 31		USB_OC7#				+3VSUS
GPIO 32	IN/OUTPUT	PM_CLKRUN#				+3VS
GPIO 33		AZ_DOCK_EN#				+3VSUS
GPIO 34		AZ_DOCK_RST#				+3VS
GPIO 35		SATACLKREQ#				+3VS
GPIO 36		SATA2GP				+3VS
GPIO 37						+3VS
GPIO 38	OUTPUT	BT_ON#	LOW	LOW	Off	+3VS
GPIO 39	OUTPUT	WLAN_ON#	LOW	LOW	Off	+3VS
GPIO 48		GNT#4	PULL-DOWN: Boot BIOS destinat on select			+3VS
GPIO 49	OUTPUT	H_PWRGD				+Vccp

<Variant Name>

		Title : System Resource	
ASUSTeK COMPUTER INC. NB1		Engineer: Mark , Frank	
Size	Project Name		Rev
Custom	A7J		2.0
Date: Tuesday, November 29, 2005		Sheet	64 of 66



Power On Sequence

1 → 13

<Variant Name>

ASUS		Title : Power On Sequence	
ASUSTeK COMPUTER INC. NB1		Engineer Mark, Frank	
Size	Project Name	Rev	
Custom	A7J	2.0	
Date: Tuesday, November 29, 2005		Sheet	65 of 66

