



COMP1, COMP3 should be routed as Zo=55ohm  
traces shorter than 0.5"



Dothan FSB533			
	Min	Typ	Max
VCCA	1.425V	1.5V	1.575V
	Min	Typ	Max
ICCA			120mA



Dothan FSB533			
LFM	TYP	HFH	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	

MOBILE DOTHAN VID TABLE

VID[5..0]	Voltage	VID[5..0]	Voltage
000000	1.708V	100000	1.196V
000001	1.692V	100001	1.180V
000010	1.676V	100010	1.164V
000011	1.660V	100011	1.148V
000100	1.644V	100100	1.132V
000101	1.628V	100101	1.116V
000110	1.612V	100110	1.100V
000111	1.596V	100111	1.084V
001000	1.580V	101000	1.068V
001001	1.564V	101001	1.052V
001010	1.548V	101010	1.036V
001011	1.532V	101011	1.020V
001100	1.516V	101100	1.004V
001101	1.500V	101101	0.988V
001110	1.484V	101110	0.972V
001111	1.468V	101111	0.956V
010000	1.452V	110000	0.940V
010001	1.436V	110001	0.924V
010010	1.420V	110010	0.908V
010011	1.404V	110011	0.892V
010100	1.388V	110100	0.876V
010101	1.372V	110101	0.860V
010110	1.356V	110110	0.844V
010111	1.340V	110111	0.828V
011000	1.324V	111000	0.812V
011001	1.308V	111001	0.796V
011010	1.292V	111010	0.780V
011011	1.276V	111011	0.764V
011100	1.260V	111100	0.748V
011101	1.244V	111101	0.732V
011110	1.228V	111110	0.716V
011111	1.212V	111111	0.700V

VCC

GND

Dothan FSB533			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
Min	Typ	Max	
ICCP		2.5A	

1.0V - 1.2V(+/- 5%)  
S0-S1M: 2.5  
A(CPU,MCH,ICH)

+VCCP (CPU) Decoupling Capacitor  
(Place near CPU)



Title : DOTHAN CPU(2)

Engineer: Mark Lin

Size	Project Name	Rev
Custom	A6VC	2.0
Date: Tuesday, May 17, 2005	Sheet 4 of 58	


# Fan Speed Control

When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

KBC will issue a  
analog ( a voltage  
level ) signal.

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.


SW: FAN\_DA1 must be low during S3



CPU FAN will be forced on:

- 1) Thermal Sensor Over-temperature
- 2) PROCHOT asserted(CPU)
- 3) WATCHDOG asserted(KBC)

### CPU VCORE Decoupling Capacitor




Mid Frequency  
Decoupling (Place  
around  
Processor)

High Frequency  
Decoupling (Place  
underneath  
Processor) using  
10uF/6.3V X5R



+V CORE  
Bulk  
Decoupling


**Close to Pin A18  
& B18 of CPU**

**Four 200 uF are located in IMVP4**





Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58



















CFG[17..3] have internal pullup resistors.  
CFG[19..18] have internal pulldown resistors.  
SDVOCRTL\_DATA has internal pulldown resistors.

SDVOCRTL\_DATA :  
LOW = No SDVO  
device present  
(Default)

CFG5 : LOW = DMI X 2  
HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM  
HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott  
HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving  
HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE  
HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled  
HIGH = Dynamic ODT Enabled (Default)




CFG18 : VCC SELECT


LOW = 1.05V (Default)  
HIGH = 1.5V




CFG19 : VTT SELECT

LOW = 1.05V (Default)  
HIGH = 1.2V








## FOR MEMORY STRAPS



## FOR MEMORY STRAPS




## FOR CRYSTAL / PCIE\_ID STRAPS



## MEM TYPE STRAP

NV44M memory strap settings:  
01 (0001) SAMSUNG 8MX32X2 64MB (two VRAM) -> 1.8V  
01 (0001) HYNIX 8MX32X2 64MB (two VRAM) -> 1.8V  
04 (0100) SAMSUNG 4MX32X2 32MB (one VRAM) -> 1.8V  
09 (1001) HYNIX 8MX32X1 32MB (one VRAM) -> 1.8V  
0C (1100) SAMSUNG 4MX32X1 16MB (one VRAM) -> 1.8V


MIOBD0: RAMCFG0  
MIOBD8: RAMCFG2  
MIOBD1: RAMCFG1  
MIOBD9: RAMCFG3




## (PCI\_DEVICE\_ID)


MIOBD4: PCI\_DEVICE0  
MIOBD5: PCI\_DEVICE1  
MIOBD3: PCI\_DEVICE2  
MIOBD11: PCI\_DEVICE3

NV43M - ID 0X0148  
NV44M - ID 0X0168  
NV44M-V - ID 0X0167




(for panel user ID)






## VGA output




## TV OUT






## XTAL/PLL/VDD





GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOT PLUG
1	IN	N/A	2ND DVI HOT PLUG
2	OUT	HIGH	BACKLIGHT BRIGHTNESS
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	HIGH	NVDD VDD0
6	OUT	HIGH	NVDD VDD1
7	OUT	HIGH	FBVDD VDD0
8	IN	LOW	THERMAL
SHUTDOWN			
9	OUT	LOW	FAN PWM

## NV44M-V / 43M





## GPIO & JTAG


# Super I/O



# SIR


## PRINT PORT









Place 0.01uF within 100mils of ICH  
near pin AA19  
Place 4X0.1uF Distribute near pin ICH6  
Package edge





Place BOTH within 100mils  
of ICH near pin D27



Place 0.1uF near AG10  
Place 0.1uF near E26, E27  
Place 0.1uF near AG13, AG16  
Place 0.1uF near A2-A6,  
D1-H1






Place 0.1uF within 100mils  
of ICH near pin AG23




VccSus\_3  
3.3V/0.023A




Place 0.1uF near V7  
Place BOTH within 100mils of  
ICH near pin A17





Place 0.1uF near G10




ICH6\_M



Place 150uF, 3 X 0.1uF within 100mils of  
ICH near pin F27, AB27



VCC1\_5\_A  
1.425V/1.5V/1.575V  
/ / 1.77A



Place within  
100mils of ICH  
near pin AG5

Place within  
100mils of ICH  
near pin AG9



Place 0.1uF near AB18

Place 0.1uF near AB18





Title : ICH6M - PWR, GND(3)

Size	Project Name	Engineer:	Mark Lin
Custom	A6VC		
Date: Tuesday, May 17, 2005	Sheet	20	of 58





Bit2	Bit1	Bit0	CPU MHz	SRC MHz	SATA MHz	PCI MHz
FSLC	FSLB	FSLA				
0	0	0	266.66	100.00	100.00	33.33
0	0	1	133.33	100.00	100.00	33.33
0	1	0	200.00	100.00	100.00	33.33
0	1	1	166.66	100.00	100.00	33.33
1	0	0	333.33	100.00	100.00	33.33
1	0	1	100.00	100.00	100.00	33.33
1	1	0	400.00	100.00	100.00	33.33
1	1	1				


PLACE termination close to source IC




DOC\_1, DOC\_2 -> L:Normal  
H:Freq will jump to a preprogrammed value in the I2C









4 / 13




Layout Note: Place these High-Freq decoupling Caps near the GMCH



Layout Note: Place these resistors near the GMCH




Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0






4 / 13



Layout Note: Place these Caps near SO DIMM 1

Layout Note: Place these Caps near SO DIMM 1




SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0

M\_VREF\_DIMM1

VREF -> 10/10 mils






M\_A\_A[0..13] 8,23  
M\_A\_BS#[0..2] 8,23


M\_A\_CAS# 8,23  
M\_A\_RAS# 8,23  
M\_A\_WE# 8,23

M\_B\_A[0..13] 8,22  
M\_B\_BS#[0..2] 8,22

M\_B\_CAS# 8,22  
M\_B\_RAS# 8,22  
M\_B\_WE# 8,22




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



M\_CS#[0..3] 7,22,23


M\_ODT[0..3] 7,22,23

M\_CKE[0..3] 7,22,23




## LCD Power

3V-3.6V  
Full Active: 410 mA(Max. 500 mA)





## LCD LVDS Interface








## INVERTER Interface


**BIOS BACK\_OFF#:** When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.




**USB PORT 4 for USB CAMERA**

A6V doesn't support USB WLAN function!












# FWH









PLCC32 Socket Part Number :  
12-043000321  
SST FWH/LPC Part Number :  
05-001017122(德)














EAR\_SW      H      SPDIF  
L      L      LINE OUT  
L      L      NO CONNECT  
H      H










INTMIC\_A:GND\_AUDIO  
: W/P/X = 12/5/15mils





ASUS		Title : MIC,Line-IN Jack	
<OrgName>		Engineer: Mark Lin	
Size	Project Name	Rev	
Custom	A6VC	2.0	
Date: Tuesday, May 17, 2005		Sheet	31 of 58















# MDC








CINT#/REQ#	TPC281	1	T160
CSERR#/WAIT#	TPC281	1	T269
CREQ#/INPACK#	TPC281	1	T262
CAUDIO/SPKR_IN#/BVD2	TPC281	1	T259
CSTOP#/A20	TPC281	1	T159
CDEVSEL#/A21	TPC281	1	T157
CTRDY#/A22	TPC281	1	T153
CIRDY#/A15	TPC281	1	T147
CSTSCHG#/STSCHG#/BVD1	TPC281	1	T257
CBLOCK#/A19	TPC281	1	T162
CPERR#/A14	TPC281	1	T158
CLKRUN#/IOIS16#	TPC281	1	T118




PCMCIA

CCD1#	CCD2#	16bit
L	L	32bit
OTHER		













IEEE\_1394






- 1.CLOSE TO R5C841
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maximum is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm









## CD-ROM



# USB











# BLUE TOOTH





# FUNCTION KEY


Uses 5-pin switch to improve ESD margin.




5 / 4



## POWER\_LED




R2.0




## 802\_LED

5/3 R2.0




## CHG\_LED





5/4


## DJ\_LED






## EMAIL\_LED

R1.1




















































### VGA PART













NVFBC\_A[0..11] 58








# 8Mx32

U104




VDD/VDDQ = 1.8V  
Must use 350MHz



# 8Mx32

U105



VDD/VDDQ = 1.8V  
Must use 350MHz

[www.s-manuals.com](http://www.s-manuals.com)