

# 2013 S-Series Intel Shark Bay

## UMA/DIS Muxless Schematic

### 14.0" Rampage 15.6" Renegade 17.0" Ricochet

Haswell-M Dual/Quad Core SV  
rPGA947 37W  
Lynx Point-M PCH

REV: MV  
2013-08-01


*DY: No stuff*  
*DIS PX: Only DIS install*  
[www.vinafix.vn](http://www.vinafix.vn)

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A4	Document Number <b>2013 S-Series Shark Bay 14 15 17</b>		Rev <b>1</b>
Date: Thursday, August 01, 2013		Sheet 1 of 103	



# 2013 S-Series Intel Shark Bay 14.0" 15.6" 17.3" (Muxless)





Project code:  
Rampage 14" - 91.4YW01.001  
Renegade 15" - 91.4YX01.001  
Ricochet 17" - 91.4YY01.001  
PCB P/N : 12241

CPU DC/DC	
TPS51631RSMR	46,47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
TPS51367RVER	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8223MZQW	45
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC	
TPS51216RUKR	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D675V_S0 DDR_VREF_S3
SYSTEM DC/DC	
APL5930KAI	51
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
VGA	
ADP3211MNR2G	82
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
CHARGER	
BQ24736RGR	44
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT
VGA	
G9661-25ADJF11U	83
INPUTS	OUTPUTS
3D3V_S0	1D8V_VGA_S0
VGA	
APL5930KAI	83
INPUTS	OUTPUTS
1D35V_S3	0D95V_VGA_S0
Switches	
36,83	
INPUTS	OUTPUTS
5V_S5 3D3V_S5 3D3V_S0	5V_S0 3D3V_S0 3D3V_VGA
VGA	
TPS51211DSCR	
INPUTS	OUTPUTS
DCBATOUT	1D5V_VGA_S0

PCB 8 LAYER	
L1:	Top
L2:	GND
L3:	Signal
L4:	Signal
L5:	VCC
L6:	Signal
L7:	GND
L8:	Bottom













**SSID = CPU**

[illegible]



**SSID = CPU**



## <Core Design>


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU (THERMAL/CLOCK/PM)</b>			
Size A3	Document Number <b>2013 S-Series Shark Bay 14 15 17</b>		Rev <b>1</b>
Date:	Monday, August 12, 2013	Sheet 4 of	103

[www.vinafix.vn](http://www.vinafix.vn)



SSID = CPU






**SSID = CPU**


## PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition  0: Lane Reversed
------	---







## eDP Enable

CFG4	1:Disable 0:Enable
------	-----------------------




## PCIE Port Bifurcation Straps

```
CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled
          10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
          01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
          00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```








PEG DEFER TRAINING

CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---





SSID = CPU





( Reserved )

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (DD/EDP)**

Size  
A3

Document Number  
**2013 S-Series Shark Bay 14 15 17**



Rev  
**1**

Date: Wednesday, July 03, 2013

Sheet 8 of 103



**SSID = CPU**





**<Core Design>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU (VSS)</b>			
Size	Document Number		Rev
A3	<b>2013 S-Series Shark Bay 14 15 17</b>		<b>1</b>
Date:	Monday, August 12, 2013	Sheet	9 of 103

[www.vinafix.vn](http://www.vinafix.vn)





<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>010 CPU (Power CAP1)</b>	
Size	Document Number	Rev	
A3	<b>2013 S-Series Shark Bay 14 15 17</b>	<b>1</b>	
Date:	Wednesday, July 03, 2013	Sheet	10 of 103





(Reserved)

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU(Power CAP2)</b>			
Size	Document Number		Rev
A3	<b>2013 S-Series Shark Bay 14 15 17</b>		1
Date:	Wednesday, July 03, 2013		
	Sheet	11	of 103



DIMM3



&lt;Core Design&gt;

**Wistron Corporation**  
21F, 88, Sec 1, Hsin Tai Wu Rd, Hsinchu

Taipei Hsien 221, Taiwan, R.O.C.

### **DDR3 SODIMM1**

Rev

103




# DIMM2

5 M\_B\_A[15:0] <<>>  
5 M\_B\_DQS[7:0] <<>>  
5 M\_B\_DQS[7:0] <<>>


5 M\_B\_BS2 >>>>  
5 M\_B\_BS0 >>>>  
5 M\_B\_BS1 >>>>  
5 M\_B\_DQ[63:0] >>>>

M_B_A0	98	A0
M_B_A1	97	A1
M_B_A2	96	A2
M_B_A3	95	A3
M_B_A4	92	A4
M_B_A5	91	A5
M_B_A6	90	A6
M_B_A7	86	A7
M_B_A8	85	A8
M_B_A9	85	A9
M_B_A10	107	A10/AP
M_B_A11	84	A11
M_B_A12	83	A12
M_B_A13	119	A13
M_B_A14	80	A14
M_B_A15	78	A15
M_B_BS2	79	A16/BA2
M_B_BS0	109	BA0
M_B_BS1	108	BA1
M_B_DQ0	5	DQ0
M_B_DQ1	7	DQ1
M_B_DQ2	15	DQ2
M_B_DQ3	17	DQ3
M_B_DQ4	4	DQ4
M_B_DQ5	6	DQ5
M_B_DQ6	16	DQ6
M_B_DQ7	18	DQ7
M_B_DQ8	21	DQ8
M_B_DQ9	23	DQ9
M_B_DQ10	33	DQ10
M_B_DQ11	35	DQ11
M_B_DQ12	22	DQ12
M_B_DQ13	24	DQ13
M_B_DQ14	34	DQ14
M_B_DQ15	36	DQ15
M_B_DQ16	39	DQ16
M_B_DQ17	41	DQ17
M_B_DQ18	51	DQ18
M_B_DQ19	53	DQ19
M_B_DQ20	40	DQ20
M_B_DQ21	50	DQ21
M_B_DQ22	52	DQ22
M_B_DQ23	57	DQ23
M_B_DQ24	59	DQ24
M_B_DQ25	67	DQ25
M_B_DQ26	69	DQ26
M_B_DQ27	66	DQ27
M_B_DQ28	56	DQ28
M_B_DQ29	58	DQ29
M_B_DQ30	68	DQ30
M_B_DQ31	70	DQ31
M_B_DQ32	129	DQ32
M_B_DQ33	131	DQ33
M_B_DQ34	141	DQ34
M_B_DQ35	143	DQ35
M_B_DQ36	130	DQ36
M_B_DQ37	132	DQ37
M_B_DQ38	140	DQ38
M_B_DQ39	142	DQ39
M_B_DQ40	147	DQ40
M_B_DQ41	149	DQ41
M_B_DQ42	157	DQ42
M_B_DQ43	159	DQ43
M_B_DQ44	146	DQ44
M_B_DQ45	148	DQ45
M_B_DQ46	158	DQ46
M_B_DQ47	160	DQ47
M_B_DQ48	163	DQ48
M_B_DQ49	165	DQ49
M_B_DQ50	175	DQ50
M_B_DQ51	177	DQ51
M_B_DQ52	164	DQ52
M_B_DQ53	166	DQ53
M_B_DQ54	174	DQ54
M_B_DQ55	176	DQ55
M_B_DQ56	181	DQ56
M_B_DQ57	183	DQ57
M_B_DQ58	191	DQ58
M_B_DQ59	193	DQ59
M_B_DQ60	180	DQ60
M_B_DQ61	182	DQ61
M_B_DQ62	192	DQ62
M_B_DQ63	194	DQ63
M_B_DQS#0	10	DQS#
M_B_DQS#1	27	DQS#
M_B_DQS#2	45	DQS#
M_B_DQS#3	62	DQS#
M_B_DQS#4	135	DQS#
M_B_DQS#5	152	DQS#
M_B_DQS#6	169	DQS#
M_B_DQS#7	186	DQS#
M_B_DQ30	12	DQ30
M_B_DQ31	29	DQ31
M_B_DQ32	47	DQ32
M_B_DQ33	64	DQ33
M_B_DQ34	137	DQ34
M_B_DQ35	154	DQ35
M_B_DQ36	171	DQ36
M_B_DQ37	188	DQ37
M_B_DQ30	12	DQ30
M_B_DQ31	29	DQ31
M_B_DQ32	47	DQ32
M_B_DQ33	64	DQ33
M_B_DQ34	137	DQ34
M_B_DQ35	154	DQ35
M_B_DQ36	171	DQ36
M_B_DQ37	188	DQ37
M_B_DQ30	12	DQ30
M_B_DQ31	29	DQ31
M_B_DQ32	47	DQ32
M_B_DQ33	64	DQ33
M_B_DQ34	137	DQ34
M_B_DQ35	154	DQ35
M_B_DQ36	171	DQ36
M_B_DQ37	188	DQ37
M_B_DQ30	12	DQ30
M_B_DQ31	29	DQ31
M_B_DQ32	47	DQ32
M_B_DQ33	64	DQ33
M_B_DQ34	137	DQ34
M_B_DQ35	154	DQ35
M_B_DQ36	171	DQ36
M_B_DQ37	188	DQ37



NP1	110	M_B_RAS# 5
NP2	113	M_B_WE# 5
RAS#	115	M_B_CAS# 5
WE#	114	M_B_DIM0_CS#0 5
CAS#	121	M_B_DIM0_CS#1 5
CS#0	73	M_B_DIM0_CKE0 5
CS#1	74	M_B_DIM0_CKE1 5
CKE0	101	M_B_DIM0_CLK_DDR0 5
CKE1	103	M_B_DIM0_CLK_DDR#0 5
CK0	102	M_B_DIM0_CLK_DDR1 5
CK#	104	M_B_DIM0_CLK_DDR#1 5
DM0	11	
DM1	28	
DM2	46	
DM3	63	
DM4	136	
DM5	153	
DM6	170	
DM7	187	
SDA	200	SODIMM0 1 SMB_DATA R
SCL	202	SODIMM0 1 SMB_CLK R
EVENT#	198	TS#_DIMM0_1 12
VDDSPD	199	
SA0	197	SB0 DIM0
SA1	201	SB1 DIM0
NC#1	77	
NC#2	122	
NC#	125	
VDD1	75	
VDD2	76	
VDD3	81	
VDD4	82	
VDD5	87	
VDD6	88	
VDD7	89	
VDD8	94	
VDD9	99	
VDD10	100	
VDD11	105	
VDD12	106	
VDD13	111	
VDD14	112	
VDD15	117	
VDD16	118	
VDD17	123	
VDD18	124	
VSS	2	
VSS	3	
VSS	8	
VSS	9	
VSS	13	
VSS	14	
VSS	19	
VSS	20	
VSS	25	
VSS	26	
VSS	31	
VSS	32	
VSS	37	
VSS	38	
VSS	43	
VSS	44	
VSS	48	
VSS	49	
VSS	54	
VSS	55	
VSS	60	
VSS	61	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	127	
VSS	128	
VSS	133	
VSS	134	
VSS	138	
VSS	139	
VSS	144	
VSS	145	
VSS	150	
VSS	151	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	167	
VSS	168	
VSS	172	
VSS	173	
VSS	178	
VSS	179	
VSS	184	
VSS	185	
VSS	189	
VSS	190	
VSS	195	
VSS	196	
VSS	205	
VSS	206	



Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34



Place these caps close to VTT1 and VTT2.



Layout Note:  
Place these Caps near SO-DIMMB.

DDR3-204P-191-GP  
977748-FD4  
1st = 82.10017.Y31

H=5.2mm

www.vinafix.vn






www.vinafix.vn

<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)SODIMM3			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Wednesday, July 03, 2013	Sheet 14 of	103



**SSID = PCH**



BOOT BIOS Strap		
GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH ( PCI/CRT/DDI )**

Size: A3  
Document Number: **2013 S-Series Shark Bay 14 15 17**  
Date: Monday, August 12, 2013  
Sheet: 15 of 103

Rev: 1


www.vinafix.vn



SSID = PCH

USB2.0 Table

USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 2.0 I/O CONN. 1
4	FREE
5	FREE
6	Touch Panel
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 2
10	Camera
11	FREE
12	NGFF WWAN
13	BT WLAN combo






3 DMI\_RXN[3:0]      

3 DMI\_RXP[3:0]      

3 DMI\_TXN[3:0]      

3 DMI\_TXP[3:0]      



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



The diagram illustrates the electrical connection for the DSWODVREN signal. A red line labeled DSWODVREN enters from the left. It splits to connect to two resistors: R1703 (a 330K pull-up resistor) and R1704 (a 330K pull-down resistor). The output of R1703 is connected to the RTC\_AUX\_S pin, represented by a red circle. The output of R1704 is connected to ground, represented by a red circle with a cross.

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b><i>PCH (DM/FDI/PM)</i></b>			
Size A3	Document Number		Rev
	<b>2013 S-Series Shark Bay 14 15 17</b>		<b>1</b>
Date:	Monday, August 12, 2013	Sheet 17 of	103




**SSID = PCH**









## SSID = PCH








SSID = PCH



## VBIOS ID TABLE



PCH_GPIO39	PCH_GPIO38	
0	1	128MX16
1	0	N/A
1	1	UMA
0	1	UMA



	GPI023	GPI069
	PLT_ID2	PLT_ID3
Rampage 14"	0	1
Renegade 15"	1	0
Reno 15"	1	1

	BRD_ID1	BRD_ID2	BRD_ID3	BRD_ID4
	GPI015	GPI034	GPI035	GPI040
DB 0	0	0	0	0
DB 1	0	0	0	1
DB 2	0	0	1	0
SI 1	0	1	0	0
SI 1B	0	1	0	1
SI 2	0	1	1	0
PV 1	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	1	1
MV	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1

<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



File

Size A3 Document Number 2013 S-Series Shark Bay 14 15 17 Rev 1

Date: Monday, August 12, 2013 Sheet 20 of 103



**SSID = PCH**



## <Core Design>


**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>PCH ( POWER1)</b>			
Size A3	Document Number <b>2013 S-Series Shark Bay 14 15 17</b>	Rev <b>1</b>	
Date: Wednesday, July 24, 2013	Sheet 21	of	103

[www.vinafix.vn](http://www.vinafix.vn)





**SSID = PCH**



www.vinafix.vn



SSID = PCH



<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(VSS)

Size  
A3

Document Number

2013 S-Series Shark Bay 14 15 17

Rev  
1

Date: Wednesday, July 03, 2013

Sheet 23 of 103









**To PCH**

## From BIOS





**TO RF CAP**



**NOTE: SPI signal use GND reference**

```
Quad IO Winbond 8M:72.25Q64.K01 ( W25Q64FVSSIQ )
MXIC : 72.25647.00A ( MX25L6473EM2I )
Micon: 72.25Q64.G01 ( N25Q064A13ESEC0F )
```

RTC Battery+Cable  
PN:23.21212.033  
2nd=23.21221.023



## <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>Flash(KBC+PCH)/RTC</b>			
Size	Document Number		Rev
A3	<b>2013 S-Series Shark Bay 14 15 17</b>		<b>1</b>
Date:	Monday, August 12, 2013	Sheet	25 of 103




Thermal Sensor,FAN


4 WIRE PWM Fan Control circuit

FAN PWM LEVEL = 5V

20mil




A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




T8 H/W Shutdown Control circuit


Degree	Rset
95	25.5K
90	22.1K
85	18.7K



Thermal IC Control circuit



Co-Layout









D

1

C

C

B

E

A

A

**<Variant Name>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**AUDIO AMP(Reserved)**

Size  
A3

Document Number
-----------------

**2013 S-Series Shark Bay 14 15 17**

Rev	
1	




Date: Wednesday, July 03, 2013

Sheet	28	of	103
-------	----	----	-----

[www.vinafix.vn](http://www.vinafix.vn)



Speaker Connector











close to XF3501




## ***RJ45 Connector***



wavelength : Orange 605nm need check



- |              |  |
|--------------|--|
| Green        | (1) route on bottom as differential pairs.         |
| 10(+), 9(-)  | (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.          |
|              | (3) No vias, No 90 degree bends.                   |
|              | (4) pairs must be equal lengths.                   |
|              | (5) 6mil trace width, 12mil separation.            |
| YELLOW       | (6) 36mil between pairs and any other trace.       |
| 12(+), 13(-) | (7) Must not cross ground moat, except RJ-45 moat. |



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### ***RJ45+Transformer***

Size  
A3

Document Number
-----------------

2013 S-Series Shark Bay 14 15 17

Date: Monday, August 12, 2013

Sheet 31 of 103

Rev	1
-----	---

www.vinafix.vn






www.vinafix.vn

<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-JMB 709			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Wednesday, July 03, 2013	Sheet 32 of	103






www.vinafix.vn

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CARD Reader CONN		
Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1
Date:	Wednesday, July 03, 2013	Sheet 33 of 103




# Left Side USB 3.0 Connector




Ultra Low Capacitance TVS Arrays  
(Pin5,6,7,8 No Internal Connection)


Ultra Low Capacitance TVS Arrays  
(Pin5,6,7,8 No Internal Connection)



75.01004.073  
2nd = 75.00524.073  
3rd = 75.01045.073



75.01004.073  
2nd = 75.00524.073  
3rd = 75.01045.073



75.04223.07C  
2nd = 75.2304.07C


## USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

## USB 3.0/2.0 Port Pairing

USB3.0	USB2.0
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3
Port 5	Port 4
Port 6	Port 5

## USB POWER



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB 2.0/ 3.0 Port
Size	Document Number	Rev	
A3	2013 S-Series Shark Bay 14 15 17	1	
Date:	Monday, August 12, 2013	Sheet	34 of 103



1

1

1

A

**<Core Design>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### USB Charger

Size	A3
------	----

Document Number
-----------------

2013 S-Series Shark Bay 14 15 17

Rev	
1	



Date: Wednesday, July 03, 2013

Sheet 35 of 103



[www.vinafix.vn](http://www.vinafix.vn)



## *Run Power*



+5VALW to +5VS Transfer  
+3VALW to +3VS Transfer  
+1.5VU to +1.5VS Transfer  
+V1.05M LAN to +V1.05S Transfer



**<Core Design>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b><i>Power Plane Enable</i></b>			
Size	Document Number		Rev
A3	<b>2013 S-Series Shark Bay 14 15 17</b>		<b>1</b>
Date:	Monday, August 12, 2013	Sheet 36 of	103







***ADP OCP***







<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**1D05 M**

Size  
A3

Document Number  
**2013 S-Series Shark Bay 14 15 17**

Rev  
**1**

Date: Wednesday, July 03, 2013

Sheet 39 of 103

1












# Adaptor in to generate DCBATOUT





83.P6SMB.KAG  
2ND = 83.P6SBM.EAG

83.03024.0A1  
2nd = 75.04024.07D  
3rd = 83.00024.AA1

LIMIT\_SIGNAL 38.86

	KBC pin 120 BAT_GRNLED#	KBC pin 113 AMBER_BATLED#
Amber	High	Low
White	Low	High
LED OFF	Low	Low



AD+	1	AFTP8204	AFTE14P-GP
AD+	1	AFTP8203	AFTE14P-GP
LIMIT SIGNAL	1	AFTP8202	AFTE14P-GP
DC PIN2	1	AFTP8208	AFTE14P-GP
DC PIN1	1	AFTP8209	AFTE14P-GP
	1	AFTP8201	AFTE14P-GP
	1	AFTP8206	AFTE14P-GP


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DCIN JACK		
Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1
Date:	Monday, August 12, 2013	Sheet 42 of 103




Battery Connector





[www.vinafix.vn](http://www.vinafix.vn)










47W:  
PR4611 90.9K(64.90925.6DL)  
PR4615 274K(64.27435.6DL)  
PR4614 226K(64.22635.6DL)



**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b><i>TPS51631 CPUCORE(1/2)</i></b>			
Size	Document Number		Rev
A3	<b>2013 S-Series Shark Bay 14 15 17</b>		<b>1</b>
Date:	Monday, August 12, 2013	Sheet 46 of	103

[www.vinafix.vn](http://www.vinafix.vn)















(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A3

Document Number

Rev

Date: Wednesday, July 03, 2013

2013 S-Series Shark Bay

141517

Date: Wednesday, July 03, 2013

Sheet 50 of 103

1













# LCD Connector


## Camera Pin Define

No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-


	GPI023	GPI069
Rampage 14"	0	1
Renegade 15"	1	0
Ricochet 17"	1	1




## CAMERA



## LCD POWER CIRCUIT



## LED BACKLIGHT CONVERTER POWER



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector		
Size A3	Document Number 2013 S-Series Shark Bay 14 15 17	Rev 1
Date: Monday, August 12, 2013	Sheet 52	of 103


www.vinafix.vn



# CRT Connector

CRT1  
Transmission line  
characteristic  
impedance for RGB  
signals  $Z_0 = 37.5 \text{ Ohm}$




Transmission line characteristic  
impedance  $Z_0 = 50 \text{ Ohm}$



Place these resistors as  
the closest components to  
connector CRT1




Transmission line characteristic  
impedance  $Z_0 = 50 \text{ Ohm}$

## DDC&HSYNC&VSYNC





# HDMI Connector





## Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.

www.vinafix.vn

## HDMI CONN



<Variant Name>


<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	<b>HDMI Level Shifter/Conn</b>
Size A3	Document Number
Date: Monday, August 12, 2013	2013 S-Series Shark Bay 14 15 17
Sheet 54	Rev 1
of 103	








## ***HDD Connector***




**Ultra Low Capacitance TVS Arrays  
(Pin5.6.7.8 No Internal Connection)**

EMI Cap.



## ODD Connector



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**HDD/ODD**

Size

Document Number
-----------------

2013 S-Series Shark Bay 14 15 17

Rev

Date: Monday, August 12, 2013

Sheet 56 of

03

www.vinafix.vn



(Blanking)

<Core Design>				A
緯創資通		Wistron Corporation		
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
(Reserved)				
Size	Document Number			Rev
A3	2013 S-Series Shark Bay		141517	
Date:	Wednesday, July 03, 2013	Sheet	57	of 103




### Mini-Card--WLAN (Half)





## WWAN Connector

### Mini-Card--WWAN





	5		4		3		2		1
D									
C									
B									
A									

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash

Size

A3

Document Number

2013 S-Series Shark Bay 14 15 17

Date:

Wednesday, July 03, 2013

Sheet

60

of


103

Rev


1





## Power Button



## Function Button



## WLAN / WWAN POWER LED



<Core Design>



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LED Bard/Power Button			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Monday, August 12, 2013	Sheet 61 of	103





# Keyboard Connector

<<< KSI[0..7] 24,61,86,87  
>>> KSO[0..13] 24,86




8051\_RECOVER#\_NUMLOCK\_LED#\_R >>> 8051\_RECOVER#\_NUMLOCK\_LED#\_R 87  
KB\_CAPS\_LED\_R >>> KB\_CAPS\_LED\_R 87



## On Keyboard LEDs

<MUTE> Internal MIC ON= No light; OFF/Mute= Amber



www.vinafix.vn

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Key Board/Touch Pad		
Size A3	Document Number	Rev 1
2013 S-Series Shark Bay 14 15 17		
Date: Monday, August 12, 2013	Sheet 62	of 103



### ***Right Side Audio & FP & USB Connector***











# 24 PIN LPC DEBUG CONN.



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Dubug connector		
Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1
Date:	Monday, August 12, 2013	Sheet 65 of 103




(Blanking)


<Core Design>			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		SENSOR HUB	
Size A3	Document Number 2013 S-Series Shark Bay 14 15 17		Rev 1
Date:	Wednesday, July 03, 2013	Sheet 66 of	103



## ACCELEROMETER







www.vinafix.vn

<Core Design>		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Thunderbolt (1/5)		
Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1
Date: Wednesday, July 03, 2013	Sheet 68 of 103	1



D

D

C

C

B

8

A

A

**<Variant Name>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**Thunderbolt (2/5)**

Size	A3
------	----

Document Number
-----------------

3 **2013 S-Series Shark Bay 14 15 17**

Rev
1

Date: Wednesday, July 03, 2013

Sheet	69	of	103
-------	----	----	-----

[www.vinafix.vn](http://www.vinafix.vn)



(Blanking)

<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Thunderbolt (3/5)			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Wednesday, July 03, 2013	Sheet 70 of	103







(Blanking)

<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thunderbolt (4/5)			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Wednesday, July 03, 2013	Sheet 71 of	103









JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

GPU (1/5) PEG



2013 S-Series Shark Bay 14 15 17

Monday, August 12, 2013


73 of 103




Set DVP as 1.8-V (VDDR4/5) general I/O



LVDS Interface



CTF setpoint is 118°C, and is programmed during ASIC initialization.



PLACE VREFG DIVIDER AND CAP CLOSE TO ASIC

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

108V\_VGA\_S0

www.vinafix.vn

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001


ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

ZZ.PAD14.001

MLPS Bit	PS_3[3:1]	R7427	R7426	Vendor & PN	Die	Process Tech
0	0	0	NC	4750	Samsung	K9M1G1446G-NC11
0	0	1	8450	2000	Samsung	K9M2D1446G-NC1A
0	1	0	4530	2000	Hynix	H5YD1446G3RFB-11C
0	1	1	6980	4990	Hynix	H5YD1446G3RFB-11C
1	0	1	3240	5620	Micron	MT41JL128H6527-0225
NC	NC	NC	3400	10000	UNA	



VGA\_PSS3 VRAM Select

Check table for Select Resistor

<Core Design>

緯創資通 Wistron Corporation

21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File

Size A2 Document Number

2013 S-Series Shark Bay 14 15 17

Date: Monday, August 12, 2013 Sheet 74 of 104






	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

This basic topology should be used for DRAM\_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.










- a) 27MHz crystal connected to XTALIN or XTALOUT or
- b) 27MHz (1.8V) oscillator connected to XTALIN or
- c) 27MHz (3.3V) oscillator connected to XO\_IN (Park, Madison, and Broadway only)







Title		
<b><i>GPU (5/5) GND</i></b>		
Size A2	Document Number <b>2013 S-Series Shark Bay 14 15 17</b>	Rev 1
Date: Friday, August 02, 2013	Sheet 77 of	103

























V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.85V	0	0	1	0	1	1	0






3D3V\_VGA\_S0 > VGA\_CORE > 0D95V\_VGA\_S0 > 1D5V\_VGA\_S0 > 1D8V\_VGA\_S0



```
SSID = PWR.Plane.Regulator 1p5v
```



[www.vinafix.vn](http://www.vinafix.vn)








[www.vinafix.vn](http://www.vinafix.vn)








# EMI Caps







<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPM		
Size	Document Number	Rev
Custom	2013 S-Series Shark Bay 14	15
Date: Monday, August 12, 2013		Sheet 88 of 103























(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
2013 S-Series Shark Bay

Rev  
14

Date: Wednesday, July 03, 2013

Sheet 94 of 103

17



(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**2013 S-Series Shark Bay**

Rev  
**14**

Date: Wednesday, July 03, 2013

Sheet 95 of 103

1



D

C

10

A

Shark Bay SV

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page

## CPU XDP

Size  
A3

Document Number
-----------------

2013 S-Series Shark Bay 14 15 17

Rev
1

Date: Wednesday, July 03, 2013

Sheet	96	of	103
-------	----	----	-----

[www.vinafix.vn](http://www.vinafix.vn)





www.vinafix.vn

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay 14 15 17		1
Date:	Wednesday, July 03, 2013	Sheet	97 of 103






<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Change History			
Size	Document Number		Rev
A3	2013 S-Series Shark Bay		1415
Date:	Wednesday, July 03, 2013	Sheet 98 of	103



# S-Series Power Sequence and Reset Signal Timing



www.vinafix.vn

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Sequence

Size

Document Number

Rev

A3


2013 S-Series Shark Bay 141517

Date: Wednesday, July 03, 2013

Sheet 99 of 103




# S-Series POWER BLOCK DIAGRAM



www.vinafix.vn



# S-Series SMBUS BLOCK DIAGRAM




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				<b>SMBUS Block Diagram</b>	Rev
Size	Document Number				<b>2013 S-Series Shark Bay 14'15 17</b>
A3					
Date:	Wednesday, July 03, 2013		Sheet	101	of 103



## S-Series AUDIO BLOCK DIAGRAM



## <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>Thermal/Audio Block Diagram</b>
-------	------------------------------------

Size A3	Document Number	Rev
2013 S-Series Shark Bay 14'15 17		
Date: Wednesday, Jul 03, 2013	Sheet 102 of 103	



(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number

Date: Wednesday, July 03, 2013

**mSATA**

**2013 S-Series Shark Bay**

Sheet 103 of 103

Rev

141517