

Compal Confidential

Broadwell M/B Schematics Document

Intel ULV Processor with DDRIII


Date : 2015/01/31

BDL50 LA-D703P


Version 1.0


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D703P	Rev 0.1
				Date:	Saturday, January 31, 2015	Sheet 1 of 61



File Name : BDL50
LA-D703P





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Block Diagrams		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-D703P	0.1
				Date:	Saturday, January 31, 2015	Sheet 2 of 61











<11,6,9> +1.05VS_VCCST +1.05VS_VCCST
 <11,15,16,17,34,49> +1.35V_VDDQ +1.35V_VDDQ
 <10,11,12,24,36,6,7,9> +3V_PCH +3V_PCH
 <11> +VCCIOA_OUT +VCCIOA_OUT
 <11,6> +VCCIO_OUT +VCCIO_OUT

COMPENSATION PU FOR eDP

EDP_COMP 249_0402_1% RC3

Layout notes
 DG V0.9 PEG_COMP
 Trace width=20mil and spacing=25mil
 Max length=100mil

XDP_TDI_CPU @ RC12 2 1 51_0402_1%
 XDP_PREQ# @ RC13 2 1 51_0402_1%
 XDP_TRST# CPU XDP_TRST#_CPU <6>

SI : pop CC99
 0.1U_0402_16V7K

<15> DDR_A_D[0..63]

<16> DDR_B_D[0..63]

<17> +V_SM_VREF_CNT
<17> +V_DDR_REFA_R
<17> +V_DDR_REFB_R

UCPUIC BDW_ULT_DDR3L(interleaved)

<DDR3L>

UCPUIC BDW_ULT_DDR3L(interleaved)

<DDR3L>

BDW_ULT_DDR3L_4_B0A1168


3 OF 19






BDW_ULT_DDR3L_4_B0A1168

4 OF 19

Interleaved Memory





Compal Secret Data				Compal Electronics, Inc.	
Security Classification	2011/06/29	Deciphered Date	2011/06/29	Title	DDRIII
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-D703P	Rev 0.1
				Date	Saturday, January 31, 2015
				Sheet	5 of 61






SPI ROM (8MByte)

RON SA000046400 S IC FL 64M BN25Q64-104HP SOP 8P
MXIC SA000060100 S IC FL 64M MX25L6473BM2I-100 SOP 8P
WINBOND SA000030303 S IC FL 64M W25Q64FWS3IQ 801Q 8P SPI ROM
Micron SA000051100 S IC FL 64M N25Q64A138EC2QF 808W 8P




Security Classification	Compal Secret Data		
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc. CLK,SPI,SMB,LPC	
Size	Document Number	Rev	
C	LA-D703P	0.1	
Date	Saturday, January 31, 2015	Sheet	7 of 61


SVID ALERT




SVID DATA




<CPU>



<S1> VGATE




PV:RC223, RG124 change to 0-ohm shortpad




VCC_SENSE

<PWR VR12.6>


<VR IV and CPU>
<EDP_COMP power rail>






+VCC_CORE@10000mA






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D703P	Rev 0.1
				Date	Saturday, January 31, 2015	Sheet 11 of 61




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	GND/VSSSEN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D703P	Rev 0.1
Date: Saturday, January 31, 2015				Sheet	13 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RSVD/CFG		
				Size	Document Number	Rev
					LA-D703P	0.1
				Date: Saturday, January 31, 2015		
				Sheet 14 of 61		






DIMM_1 H:4mm Reverse

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2011/06/29		2011/06/29		Document Number	
2011/06/29		2011/06/29		LA-D703P	
2011/06/29		2011/06/29		Rev	
2011/06/29		2011/06/29		0.1	
2011/06/29		2011/06/29		Date	
2011/06/29		2011/06/29		Sheet	
2011/06/29		2011/06/29		15 of 61	


<S> DDR_B_D[0..63]
<S> DDR_B_DQS[0..7]
<S> DDR_B_DQS# [0..7]
<S> DDR_B_MA[0..15]

DB phase :
For ESD request
20141110




<11,15,17,34,4,49> +1.35V_VDDQ
<15,49> +0.6V_0.675VS
<12,15,18,19,20,21,22,23,24,25,27,31,32,33,34,35,36,37,56,6,7,8,9> +3VS
<17> +V_VDDREF_DQ
<15,17> +V_VDDREF_CA

DB phase :
For ESD request
20141110





+V_VDDREF_CA

+0.6V_0.675VS



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D703P	0.1
				Date: Saturday, January 31, 2015	Sheet 16 of 61


DDR3L VREF




- <11,15,16,34,4,49> +1.35V_VDDQ
- <15,16> +V_VDDR_REFA_CA
- <5> +V_SM_VREF_CNT
- <5> +V_DDR_REFA_R
- <15> +V_VDDR_REFA_DQ
- <16> +V_VDDR_REFB_DQ

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3L VREF		
				Size	Document Number	Rev
					LA-D703P	0.1
				Date:	Saturday, January 31, 2015	Sheet 17 of 61

JPHW3 need to short



Layout notes CT16-CT18 Close to Pin3



SWR / LDO Mode select


	LDO	SWR
2132S	Do not support	mount LT7
2132N	Use 0 ohm	mount LT7

If use 2132N, please select LDO mode as default.


RTD2132 SMBus reverse to PCH




Layout notes CC97-CC102 must be closed to connector





DB phase :
add eDP Lan1 for FHD
20141117



Layout notes Close to L5 Pin18 Pin13




Layout notes Close to Pin11 Pin27 Pin7




<SI> LT7 change to 0 ohm short pad use LDO mode translator only


<CPU CTRL>




Layout notes RT8 close to pin8




Layout notes RT9 close to pin15 RT10 CT23 close to CONN +DP_ENVDD 80mil trace width




<CPU by PASS eDP>



<eDP to connector>




Layout notes RP6 RP9 RP10 must be closed to connector




DB phase :
add eDP Lan1 for FHD
20141117

Layout notes RT16-RT19 must be closed to connector



ROM only mode : PIN 30 4.7k pull low, Pin 31 4.7k pull high.
EP mode : PIN 30 4.7k pull high, Pin 31 4.7k pull low.
EEPROM : PIN 30 4.7k pull high, Pin 31 4.7k pull high.

Default mode



	PIN15
2132S	TL_ENVDD
2132R	+LCD_VDD *

* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm



	PIN16
2132S	Accept voltage input (high level)
2132R	3.3V
2132R	1.5-3.3V

* Version R has internal level shifter, remove level shifter circuit on AMD platform


Different between 2132S and 2132R

2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode
	2. Internal ROM
	3. Support LCD_VDD(internal Power switch)
	4. Integrates Level shifter


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LVDS Translator-RTD2132N				1
LA-D703P				1
Date				Sheet
Saturday, January 31, 2015				18 of 61








Camera



LCD/LED PANEL Conn.






Touch Screen






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				LA-D703P
				Rev 0.1
				Date: Saturday, January 31, 2015
				Sheet 19 of 61




<CPU>



DB phase :
For ESD request
20141117




HDMI Conn.



SI : EMI request to modify HDMI schematic.




Layout notes
40 mils

W=40mils





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn/Level shift	
Size		Document Number		Rev	
Date		Saturday, January 31, 2015		Sheet 20 of 61	
LA-D703P		0.1			

DP to CRT converter



PV:R38 change power for SVTP 3-9.




Mode Configure Table(Power On Latch)

	POL1_SDA(PIN22)	
	0	1
POL2_SCL(PIN23)	0	X
	1	ROM ONLY MODE
		EEPROM MODE

RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection


ROM ONLY Mode : PIN22 pull low, PIN23 pull high
EP Mode : PIN22 pull high, PIN23 pull low
EEPROM Mode : PIN22 pull high, PIN23 pull high

<18,20,23,24,25,26,29,33,37,51,54> +V1S
<12,15,16,18,20,22,23,24,25,27,31,32,33,34,35,36,37,56,6,7,8,9> +V1S
<20> +HDM_CRT_SV




PV : Remove Buffer. 2015-01-27

2014-11-04
Follow vendor suggest change 36 ohm





Layout notes
R61,R62,R58,R59 close to RTD2168
R55,R57,R60,R56 close to CONN




Embedded LDO

Select VCCK_V12 source from external 1.2V or embedded LDO



LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO




Security Classification		Compal Secret Data		Title
Issued Date	2014/02/18	Deciphered Date	2015/02/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DP to CRT RTD2168
Doc No	LA-D703P	Rev	01	
Date		Saturday, January 31, 2015		Sheet 21 of 61





Layout notes
CA5 CA6 close Pin1
CA7 CA8 close Pin9
CA9 CA10 close Pin26
CA12 CA13 close Pin40




Internal SPK




wide 40 MIL



PV:RA27,RA28 change to 0-ohm shortpad




COMBO AUDIO JACK



Security Classification	Compal Secret Data	2015/01/04	2015/01/04	2015/01/04
Issued Date	2013/01/04	Deciphered Date	2015/01/04	2015/01/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.				
AUDIO ALC3227-CG				
Size	Document Number	LA-D703P	Rev	0.1
Date	Saturday, January 31, 2015	Sheet	23	of 61

+5VALW TO +5VS





+3VALW TO +3VS


+1.05V TO +1.05VS



+1.05V TO +V1.05DX_MODPHY






+3VALW TO +3V_PCH



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/06/29		Deciphered Date		2011/06/29		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		DC Interface							
		Size	Document Number	Rev					
		Custom	LA-D703P	0.1					
Date:		Saturday, January 31, 2015		Sheet		24		of 61	


<12,19,22,24,25,28,29,32,37,48,50,53,56,7> +3VALW +3VALW

<15,19,24,29,30,32,34,37,48,49,56> +5VALW +5VALW




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title KB/TP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D703P	Rev 0.1
				Date: Saturday, January 31, 2015 Sheet 26 of 61		

TPM2.0



SLB9665 (SA00007XU00)-->TPM2.0
SLB9660 (SA00007AB00) -->TPM1.2

Screw Hole



Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2013/02/26		Deciphered Date		2015/07/08		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						TPM/Screw						
						Size		Document Number			Rev	
								LA-D703P			0.1	
						Date:		Saturday, January 31, 2015		Sheet 27 of 61		

BOM control

Platform	Silego P/N	Compal PN	25MHz(A)	32.768KHz	24MHz(B)	27MHz	8MHz	Remark
Intel ULT UMA	SLG3NB3455VTR	SA00008IQ00	1	1	1	X	X	@
Intel ULT Dis	SLG3NB3456VTR	SA00008J800	1	1	1	1	X	DIS@

Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X'TAL use 10ppm.

<36,37,38,56>	+1.8VS_VGA	○+1.8VS_VGA
<11,12,24,25,34,37,50,51>	+1.05VS	○+1.05VS
<22>	+LAN_VDD_3V3	○+LAN_VDD_3V3
<25,32,46,47,48,6>	+3VL	○+3VL
<12,19,22,24,25,26,29,32,37,48,50,53,56,7>	+3VALW	○+3VALW
<6>	+RTCBATT	○+RTCBATT
<12,6,8>	+RTCVCC	○+RTCVCC

20141120 vendor recommend

1. AMD GPU power rail should be 1.8V, please modify +3VS VGA to AMD GPU power rail.
2. CG47, CG48, CG49, CG50 and CG51 must placed close to UGCLK1.11, UGCLK1.13, UGCLK1.8, UGCLK1.15 and UGCLK1.2.
3. Please place RG114, RG109, RG111 and RG113 close to UGCLK1 for impedance matching.
4. Modify RG114 Symbol from 8 to UGCLK1.
5. Change RG109 value from 33ohm to 10ohm.
6. We recommend to add R0xx and R0yy for isolated 32.768k and 24M clock tail.
7. We recommend to add CGxx, it is reserved for BML.
8. We recommend to change CG54 Symbol from GCLK8 to 8.

Layout notes
CG47 Close UGCLK1.11
CG48 Close UGCLK1.13
CG49 Close UGCLK1.8
CG50 Close UGCLK1.15
CG41 Close UGCLK1.2

SI phase 20141225
Change YG1 PN to SJ10000F000

<SI> Change CG59 to 12pf, CG58 to 15pf recommend by vender

Layout notes
Please place RG114, RG109, RG111 and RG113 close to UGCLK1 for Impedance matching.

Change RG109 to 10 ohm recommend by vender


<CPU> YC1 P6
<GPU> Y6 P37
<LAN> YL1 P22
<CPU> YC2 P7

Layout notes
For isolated GreenCLK tail
RG110 close to Y6 (27M for GPU)
RG112 close to YL1 (25M for LAN)
RG115 close to YC1 (32.768k for CPU)
RG116 close to YC2 (24M for CPU)


Layout notes
Place CG57 between UGCLK1 and RG109
Reserve CG55 for vendor Place between UGCLK1 and RG113

Security Classification	Compal Secret Data		Title	
Issued Date	2013/06/10	Deciphered Date	2014/07/01	GCLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-D703P
				Rev 0.1
				Date
				Saturday, January 31, 2015
				Sheet 28 of 61



2.5" SATA HDD




HDD power on sub board.
PV : Change R201,R202 to 0-ohm shortpad.
20150125



2.5" SATA ODD




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title HDD/ODD Conn		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D703P	Rev 0.1
				Date:	Saturday, January 31, 2015	Sheet 29 of 61




LM1,LM2 2nd : SM070003K00






LM3 2nd : SM070002J00




USB2.0 port x 1




LM5 2nd : SM070002J00



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0/2.0 conn		
				Size B	Document Number	Rev 0.1
				Date:	Saturday, January 31, 2015	Sheet 30 of 61




NGFF and WLAN







Unpop QB4 and RL23 for not support OBF

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN-BT
Size	Document Number	LA-D703P	Rev	0.1
Date	Saturday, January 31, 2015	Sheet	31	of 61


Power Button Connector




IO BD Connector (USB2.0,Card reader,HDD & PWR LED) 11/26 change CONN.









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title IO CON	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Document Number LA-D703P	Sheet 32 of 61
				Date: Saturday, January 31, 2015	



Layout notes
 C4801 C5214 close to CONN



Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	FAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
					B	LA-D703P	0.1
					Date:	Saturday, January 31, 2015	Sheet 33 of 61




<12,15,16,18,19,20,21,22,23,24,25,27,31,32,33,35,36,37,56,6,7,8,9>	+3VS		+3VS
<15,19,24,26,29,30,32,37,48,49,56>	+5VALW		+5VALW
<12,24>	+1.05VS_MODPHY		+1.05VS_MODPHY
<11,12,24,25,28,37,50,51>	+1.05VS		+1.05VS
<18,19>	+LCDVDD		+LCDVDD
<11,15,16,17,4,49>	+1.35V_VDDQ		+1.35V_VDDQ
<12,6>	+1.05VS_VCCSATA3PLL		+1.05VS_VCCSATA3PLL
<12>	+1.05VS_APPLOPI		+1.05VS_APPLOPI


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	ESD RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-D703P	Rev 0.1
				Date:	Saturday, January 31, 2015	Sheet 34 of 61





Size Custom	Document Number	Rev 0.1
Date: Saturday, January 31, 2015	Sheet 35 of 61	




+1.5VS to +1.5VS_VGA (2.096A)



PV phase :
R319,R320
20150125




+3VS to +3VS_VGA (25mA)





+1.05VS to +1.05VS_VGA (2A)

AMD feedback :
Exo ASIC normally is 0.95v ,
can support to 1.05v functionally.





<56> 0.95VSG_1.8VGS_GATE


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	AMD EXO Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-D703P	0.1
Date:				Saturday, January 31, 2015	Sheet	37 of 61




Layout notes
Place close to GPU (within 25mm)
and place component close to each other



Memory Partition A - Lower 32 bits



Memory Partition A - Upper 32 bits



DB build CPU type

UCPU1



i7-5500U BDW
SA000089A00

UCPU1



i3-5005U BDW
SA000083E50

UCPU1



i3 4005U
SA000072Q80

ZZZ004



HY1@
1G Hynix
X7662732L02

ZZZ004



HY2@
2G Hynix
X7662732L01

ZZZ



DAX

DA6001DO000

ZZZ004







SAM2@
2G SAMSUNG
X7662732L03

ZZZ004




SAM1@
1G SAMSUNG
X7662732L04

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	BOM control	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D703P	0.1
				Date:	Saturday, January 31, 2015	Sheet 44 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2017/10/09	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-D703P
				Date	Saturday, January 31, 2015
				Sheet	45 of 60
				Rev	0.1

Protection for reverse input




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/07/02	Deciphered Date	2012/07/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CHARGER	
Size		Document Number		Rev	
		Common Circuit		0.1	
Date:		Saturday, January 31, 2015		Sheet	
		47		of 60	

Module model information

RT8243A_V1.mdd

ENTRIPx adjustment range: 0.5V~3V,
floating or over 4.5V will shutdown channel.

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LDO5	LDO3	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off



ENLDO threshold ON: 1.2min 1.6typ 2max
OFF: 0.9min 0.95typ 1max

B+ threshold ON: 5.19min 6.92typ 8.65max
OFF: 3.89min 4.11typ 4.33max

VIN rising threshold: 5.1typ 5.5max
falling threshold: 3.5min 4.5max

+3.3VALWP Ipeak=4.26A ; Imax=3A
Delta I=1.583A=>1/2Delta I=0.7915A
Rds (on)=11.6m ohm(max) ; Rds (on)=9.1m ohm(typical)
OCP = 9.41A~11.8A

TDC:4.31A Fsw:375KHz
H-MOS PD:0.3736W ΔT:12°C°C
L-MOS PD:0.2713W ΔT:7.9°C°C
Choke PD:1.5158W ΔT:24°C°C
OVP margin for Vos:8% @ 330uF cap, 6% @ 220uF


Security Classification	Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Saturday, January 31, 2015	Sheet	48	of 60

Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



+1.35VP Ipeak=7.4A ; Imax=6A
Delta I=2.2A=>1/2Delta I=1.1A (F=521K Hz)
Rds(on)=11.6m ohm(max) ; Rds(on)=9.1m ohm(typical)

OCP = 11A~13.7A

Choke: 7x7x3
Rdc=8.3mohm(Typ) , 10mohm(Max)

Switching Frequency: 285kHz
Ipeak=10A
Iocp~13A
OVP: 110%~120%
VFB=0.75V, Vout=1.3545V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	LA-D703P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.1
				Document Number	
				Date:	Saturday, January 31, 2015
				Sheet	49 of 60

Module model information:
ISL95813_V1A for IC module
ISL95813_V1B for SW module

Base on BDW PDDG Rev_0_73

Location	15W	28W	Note
	TDC 14A	TDC 19A	
	MAX 32A	MAX 40A	
	OCF 39A	OCF 48A	
	Loadline=-2.0mv/A		
PR89	287 Ohm	348 Ohm	OCF
PR85	1.27kOhm	1.58kOhm	Droop
PC88	0.033uF	0.01uF	RC Match
PR72	90.9kOhm	113kOhm	PROG1
PR75	95.3kOhm	95.3kOhm	IMON
PC83	0.1uF (0402)	0.1uF (0402)	RC Filter

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V

L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.15UH (Size:7*7*4)
Rdc=0.66mohm +-7%
Heat Rating Current=36A

+1.05VS

Follow intel guideline

Note:
VR_SVID_ALERT# Pull high on HW side

<11> VR_SVID_DAT

<11> VR_SVID_ALERT#

<11> VR_SVID_CLK

<11> VR_ON

<11> VGATE

Note:
VR_HOT# Pull high on HW side

<25> VR_HOT#

Over temperature protection:
OTP Setting: 100C active
Pin5 (NTC) voltage <0.88V, Protect
Pin5 (NTC) voltage >0.92V, recovery

<11> VCCSENSE

<13> VSSSENSE

Local sense put on HW site

Note:
PR72=90.9K
=>Icc(max)=33A
fsw=700KHz

Note:
PR81=124K
=>Slew rate=53mV/us
Vboot = 1.7V

RC Match

OCF Setting

20150107
change PC88 PN
from SE0000060M8 to SE0000060O0

CPU_B+

+19.5VB

+VCC_CORE




123

File
ISL95813 for BDW-Y&U(15W/28W) CPU

Size Document Number LA-D703P


Date: Saturday, January 31, 2015 Sheet 51 of 60

+VCC_CORE



BDW-U 15W
220uF × 1
22uF × 7
2.2uF × 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-D703P	Rev 0.1
Date: Saturday, January 31, 2015		Sheet 52 of 60			




Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

Module model information

SYX196D_V3.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702



The current limit is set to 6A, 8A or 12A when this pin
is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	+1.5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D703P
				Date	Rev
				Saturday, January 31, 2015	0.1
				Sheet	53 of 60

GPI021	GPI029	GPI030	GPI020	GPI015	VDDC
VID5	VID4	VID3	VID2	VID1	
0	1	1	1	0	1.150V
1	0	1	0	0	1.100V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V

Vboot(merge)

Remark:
1. PWM3 (Pin24) tie to 5V & CLK# (Pin40) external pull high
=> 2 phase CPU VR config
PWM3 (Pin24) tie to 5V & CLK# (Pin40) tie to GND or floating
=> 2 phase GPU VR config

2. When 2 Phase GPU config
a. DPSLPVR (Pin39)=0 PS# (Pin2)=0
=>1 phase CCM operation mode
b. DPSLPVR (Pin39)=0 PS# (Pin2)=1
=>2 phase CCM operation mode
c. DPSLPVR (Pin39)=1 PS# (Pin2)=0 or 1
=>1 phase DE operation mode

20150129
unpop PC801 for lose dGPU issue

3. Rbias=147K =>overshoot reduction function disable
Rbias=47K =>overshoot reduction function enable

4. Thermal throttling:
Protect: (6.98K+Rth)*60uA=1.2V
=> Rth=13.02K
=> Tps=110C (+3C)
Recovery: (6.98K+Rth)*60uA=1.24V
=> Rth=15.16K
=> Tr=105C (+3C)

PR837=6.98K	PR837=1.5K
protect T	protect T
110C +3	100C +3
Recovery T	Recovery T
105C +3	95C +3

5. Switching frequency set:
Rfset(kohm)=1/period(us)*0.29*2.65
=5.9Kohm
fsw=1/period(us)=400KHZ

Layout Note:
PR801 should place near phase1 H-side MOS


	AMD MARS series				AMD SUN series			Description
	LP: DDR3 PwXtTXtX: GDDR5				UL: DDR3 PwXtTXtX: GDDR5			
GPU	MARS XTX	MARS XT	MARS PRO	MARS LP	SUN UL	SUN PRO	SUN XT	
VDDC	0.775~1.175V	0.775~1.125V	0.775~1.050V	0.775~1.000V	0.775~1.125V	0.800~1.075V	0.800~1.150V	NA
TDC	32A (TDC)	25A (TDC)	21A (TDC)	17A (TDC)	16A (TDC)	19A (TDC)	25A (TDC)	NA
EDC	48A	37.5A	31.5A	26A	24A	28.5A	37.5A	NA
OCF	57.6A	45A	37.8A	31.2A	28.8A	34.2A	45A	NA
Vboot	0.85V	0.85V	0.85V	0.85V	0.9V	0.9V	0.9V	NA
Load line	1mohm	1mohm	1mohm	---	---	---	1mohm	NA
Ri	1.13K Ohm	887 Ohm	750 Ohm	---	---	---	887 Ohm	for OCP and LoadLine Setting
Rdroop	1.43K Ohm	1.13K Ohm	953 Ohm	---	---	---	1.13K Ohm	for LoadLine Setting
PR842	187K Ohm	147K Ohm	124K Ohm	---	---	---	147K Ohm	for Compensation
PR847	51.1K Ohm	51.1K Ohm	51.1K Ohm	---	---	---	51.1K Ohm	for Positive offset

H-side MOS:MDU1516
Rds(on):
9mohm@Vgs=10V
7.8-9mohm@Vgs=4.5V
Id :11A@Ta=25 degC

L-side MOS:UDU1511
Rds(on):
2.4mohm@Vgs=10V
2.7-3.3mohm@Vgs=4.5V
Id :24A@Ta=25 degC

Choke: 0.22uH (Size:7*7*4)
Rdc=0.98mohm +5%
Heat Rating Current=28A
Saturation Current=28A

Remark: MARS LP/ SUN UL/ SUN PRO
don't use this 2-phase solution




Transient response :
Rntcnet=(Rntcs+Rntc)*Rp/(Rntcs+Rntc+Rp)
Cn=L*(Rntcnet+Rsum/N)/(Rntcnet*DCR*(Rsum/N))
N is the number of phases
Rdroop=to*LL/droop

Module model information:
ISL62883C_V1A for IC
ISL62883C_V1B for SW Choke/MOS on BTN
ISL62883C_V2B for SW Choke on BTN, MOS on TOP

TDC 28A
Peak Current = 37.5A
OCF Current = 45A
Load line=1.1mohm

+VGA_CORE



GPU 18W
560U x 3
10uF x 7
2.2uF x 16
1uF x 4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2016/09/30	Title	VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-D703P
				Rev	0.1
				Date:	Saturday, January 31, 2015
				Sheet	55 of 60

[illegible]

Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
1	2014-11-25		A32 request	[A32] Reserve XDP circuit	DB
2	2014-11-25		A32 request	[A32] Reserve SMBUS from CPU to TP module	DB
3	2014-11-25	BDW CPU ESD issue	BDW CPU ESD issue solution	[Compal] Reserve Capx19 & Varistor x13 for BDW CPU ESD issue	DB
4	2014-11-25	[HP] Reserve XDP circuit	A32 request	[A32] eDP to VGA solution Sanrio--ITE IT6513 Candy--RTD2168	DB
5	2014-11-25		A32 request	[A32] KBC solution solution Sanrio--ENE KBC9012 Candy--ENE KBC9022	DB
6	2014-11-25		reduce component	[Compal] Remove WLAN LED circuit ,use KBC GPIO	DB
7	2014-11-25		A32 request	[A32] reserve TPM 1.2 & 2.0 TPM 1.2--SLB9665 TPM2.0--SLB9660	DB
8	2014-11-25		reduce component	[Compal] ODD load switch Sanrio use single load switch Candy use dual load switch	DB
9	2014-11-25		A32 request	[A32I] Change WLAN connector Sanrio--mini card Candy--M.2 Conn	DB
10	2014-11-25		reduce component	[Compal] Sanrio use power switch for Fan control , Candy use PWM control from KBC	DB
11	2014-11-25		A32 request	[A32] Card reader solution Sanrio--RTS5239 Candy--RTS5141	DB
12	2014-11-25		A32 request	[A32] GPU solution Sanrio--Nvidia N15V-GM (17W) Candy--AMD Exo pro (18W)	DB
13	2014-11-25		reduce component	[Compal] +3VS to +3VS_VGA from dual load switch to single load switch +1.8VS_VGA power direct support	DB
14	2014-12-14		For LAN 1V regout	[Compal] Pop LL3	SI
15	2014-12-14		For fine turn DGPU power sequence	[Compal] Change C4122 value from 0,01u to 0.22u	SI
16	2014-12-14		For fine turn DGPU power sequence	[Compal] Change R4109 value from 200K to 6.98K	SI
17	2014-12-14		For fine turn DGPU power sequence	[Compal] Change C4109 value from 0,01u to 0.027u	SI
18	2014-12-14		Modify WLAN PCIE CLK request channel	[Compal] Modify WLAN CLK request channel from 2 to 5.	SI

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		Deciphered Date		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR List				
				Size B	Document Number		Rev 0.1	
				LA-D703P				
				Date: Saturday, January 31, 2015		Sheet 60 of 61		

Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
19	2014-12-14		Modify DGPU PCIE CLK request channel	[Compal] Modify DGPU CLK request channel from 3 to 4.	SI
20	2014-12-14		Modify LAN PCIE CLK request channel	[Compal] Modify LAN CLK request channel from 0 to 2.	SI
21	2014-12-23		HP request add thermal sensor for CPU PCB.	[Compal]Add CPU external Thermal sensor at EC_SMB_CK2/DA2.	SI
22	2014-12-23		CPU and GPU thermal sensor can't on the same bus.	GPU thermal sensor change to EC_SMB_CK3/DA3	SI
23	2014-12-23		Modify EC co-lay pin117 & 124.		SI
24	2014-12-24		EMI request to change HDMI schematic.		SI
25	2014-12-25		Reserved +5VS Touch power.		SI
26	2015-01-26		BIOS request.	Add pull-up at PCIECLKREQ1#	PV
27	2015-01-27		SVTP 3-9 fail.	R38 power change to +HDMI_CRT_5V , L7,L8,L9 change P/N.	PV
28	2015-01-27		SVTP 3-9 fail.	Remove Hsync,Vsync Buffer footprint.	PV
29	2015-01-28		Reserved for test.	Reserved 0 ohm on ODD_PLUG# , between CPU and ODD.	PV
210	2015-01-30		EMI request	Add 680p at PWR_LED#	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR List		
				Size B	Document Number	Rev 0.1
				LA-D703P		
Date:		Saturday, January 31, 2015		Sheet	61	of 61