



POWER PAVILION PUFF INTEL SKL / KABY -H SYSTEM DIAGRAM


01




H_PECI (50ohm)
Trace Length: <0.5 inches
Ra,Ca need placement close to PCH.



PROCHOT# (50ohm)
Trace Length <11 inches
Cb need placement near VR








CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




SKYLAKE Processor (CLK,MISC,JTAG)

Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedence 90 ohm





Design Note(CFG_RCOMP):
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

Processor pull-up (CPU)




CPU CORE SVID
Layout note:
1.Need routing together
2.ALERT need between CLK and DATA.


PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE




PROC_PWRGD (50ohm)
Trace Length: 1~11.25 inches



THERMTRIP# (50ohm)
Trace Length: 1.1~12 inches
Rb need placement near PCH




Ra(R10804) Not install in SKL-H




HWPD

Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"




CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A



SKYLAKE Processor (DMI,PEG,FDI)

03



+1.2VSUS 2,6,10,17,18,42,48,51
 +3VSS 10,12,14,16,26,33,37,41,42,46
 +3V 5,8,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51

Follow SKL H EDS page 133 to 45W(GT2): +VCCGT=55A

+VCC_CORE 7,43,44
+1.2VSUS 2,6,10,17,18,42,48,51




14 OF 14

*SKL_H_BGA_BGA

IO Thrm Protect


Location need thermal confirm

For CPU USE



For 75 degree, 1.2v limit, (HW)


For PIPE USE





For 75 degree, 1.2v limit, (HW)

CPU Thermal Sensor

Location need thermal confirm



Follow SKL H EDS page 131 to 45W(GT2): VCC_CORE=68A



Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
Trace Impedance 50 ohm


+VCC_CORE 43.44




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 07 -- SKL 6/7 (POWER&GND)	Rev 1A
Date: Tuesday, December 01, 2015 Sheet 7 of 51		


SKL-HProcessor (GND)



SKL-H Processor (RESERVED, CFG)



Processor Strapping



HSIO MUX PORT	
PCIE1-4	NC
PCIE5	Cardreader
PCIE6	Wlan
PCIE7	LAN
PCIE8	NC
PCIE9/SATA0A	SSD PCIE * 4
PCIE10	
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.




Crystal Components with Surrounding 10 mil Wide GND Shield Trace
Break Out: 4-10 mil Wide GND Shield Trace

RTC Clock 32.768KHz



32.768KHz
BG332768453 CRYSTAL SMD 32.768KHZ(+/-20PPM,12.5PF)
footprint: xtl-3_2X1_5-2_5-0_8h




SSD PCIE x4 LANE


SSD PCIE x4 LANE

ODD (SATA2 3.0Gb/s)

HDD2 (SATA3 6Gb/s)




For SSD Det (SATA0A)




BOM:DIS only

BOM:SSD only






PCH Strap Pin




Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGNOQ01 (GD25B64BSIGR)
Socket		DFHS08FS023


NO REBOOT IF SAMPLED HIGH
HIGH: TOP SWAP ENABLED (CRB)
LOW: Disable "No Reboot" mode. (Default)




ESPI/LPC SELECT STRAP
HIGH: ESPI is selected for EC.
LOW: LPC is selected for EC. (Default)



TLS CONFIDENTIALITY ENABLED
HIGH: T Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (CRB)
LOW: Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)




RESERVED
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.



RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



ESPI FLASH SHARING MODE

HIGH: SLAVE ATTACHED FLASH SHARING
LOW: 0: MASTER ATTACHED FLASH SHARING
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.




BOOT SELECT STRAP
HIGH: LPC
LOW: SPI. (Default)




RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




DFX TEST MODE QUALIFIER FOR OTHER DFX STRAP WHEN SAMPLED LOW




DFX TEST MODE

XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL



RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




RING OSCILLATOR BYPASS



RESERVED


This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.





XTAL INPUT FREQUENCY[0]





XTAL INPUT FREQUENCY[1]





9,10,12,13,16,18 +3V_DEEP_SUS





+3V_GFX 19,21,22,23,49,51
+1.35V_GFX 23,24,25,50
+1.05V_GFX 19,21,23,51
NV_PLLVDD 21

U1001B
N16E-GR-A1

U1001C
N16E-GR-A1

[MEMORY I/F A]

MEMORY I/F C

GDDR5 NO USE

GDDR5 NO USE










PLACE CLOSE TO BALL

PROJECT : G35

Quanta Computer Inc.

Size Custom Document Number N16P-GX/GT - 2/5 (Memory) Rev 1A
Date: Monday, November 30, 2015 Sheet 20 of 51




+1.05V_GFX 19,20,23,51
NV_PLLVDD 20



+3V_AON 19,22,27,51
 +3V_GFX 19,20,21,22,49,51
 +1.35V_GFX 20,24,25,50
 +1.05V_GFX 19,20,21,51
 +VGACORE 49


23

VDD/XVDD : 62A



GPU BOM:
 N16E-GR: Ca Unstuff, Cb Stuff (Default)
 N16P-GX/GT/N16S-GTR-B: Ca change 4.7u stuff, Cb unstuff
 4.7 uF : CH5471K9E07 CAP CHIP
 4.7U 6.3V(+10%,X5R,0603)


For meet Power down sequence for +3V_GFX




1127 Change R1072 from 4.7K to 0 for GPU PWR sequence
 1127 Change C1108 from I to NI for GPU PWR sequence

N16S-GTR-B: unstuff VRAM
N16P-GX/GT/N16E-GR: stuff VRAM (Default)

MF=0 Non-mirrored




N16S-GTR-B: unstuff VRAM
N16P-GX/GT/N16E-GR: stuff VRAM (Default)



N16S-GTR-B: unstuff VRAM
N16P-GX/GT/N16E-GR: stuff VRAM (Default)

MF=0 Non-mirrored



DDR5 Mode H Mapping



Pin	Signal	Pin	Signal
20	VMB, DQ[0:3]	20	VMB, DQ[0:3]
20	FBB, CMD[0:1]	20	FBB, CMD[0:1]
20	FBB, DB[0:7]	20	FBB, DB[0:7]
20	FBB, EDC[7:0]	20	FBB, EDC[7:0]





PROJECT : G35
Quanta Computer Inc.

Size: Document Number: N16P-GX/GT DDR5 VRAM 2/2
 Date: December 30, 2015 Page: 25

LID Switch






Touch screen



eDP Conn.

10/01 modify






TS USB Interface




PROJECT : G35
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date: Monday, November 30, 2015	Sheet 26 of 51	

5,9,10,11,12,13,14,16,17,18,19,22,27,28,29,30,32,33,34,35,36,37,38,43,46,49
5,10,30,33,37,38,40,41
27,28,29,31,32,38,46,49
38,39,40,41,42,43,44,45,46,47,48,49,50






1124 Add SPK_ID for Smart amp feature




Speaker 4 ohm: 40mils

ALC3258-CG3-OPN48



+5V_AVDD >40mils trace




1123 Add 1000P for EMI request






place to near or under codec







HOLE







Daughter Board

1123 Add PWR LED MOS Circuit




UART for Win7 WHQL DEBUG



10/08 3D Camera MIC combine in LCD CONN

3D Camera Conn.



USB3.0

USB3.0 Re-driver IC

USB3.0 re-driver IC

1123 Change UB3 re driver power rail
from +1.8V_DEEP_SUS to +1.8V1123 Change UB3 re driver power rail
from +1.8V_DEEP_SUS to +1.8V

Table 4. C1 pin controls long/medium/short traces


State	Channel type	Pin C1 state	Channel B	Channel A	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

Table 5. C2 pin controls long/medium/short traces


State	Channel type	Pin C2 state	Channel A	Channel B	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

Layout Notes:
Stubs Trace less than 150mil

SATA LED




HDD




For ICT review only


TPM (2.0)




Accelerometer Sensor



IR CAM




1015 Add IR CAM circuit



PROJECT : G35
Quanta Computer Inc.

Monday, November 30, 2015 34 51
Date: Sheet of



5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,36,37,38,43,46,49


46

+3V

+3VLANVCC



5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,37,38,43,46,49



+3V




SP1	SD_D1
SP2	SD_D0
SP3	SD_CLK
SP4	SD_CMD
SP5	SD_D3
SP6	SD_D2
SP7	SD_WP
MS_D1	
MS_D0	
MS_D2	
MS_D3	
MS_DS	

Share Pin
SD / MMC







KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN





Touch Pad Connector





FAN








For ICT review only





+VIN	26,38,39,40,42,43,44,45,46,47,48,49,50
+3VSS	10,12,14,16,26,33,37,42,46,47,48,51
+5VSS	10,26,28,30,42,43,44,45,46,47,48,49,50,51
+3VPCU	5,10,30,33,37,38,40
+5VPCU	28,40,46,51



+VIN	26,38,39,40,41,43,44,45,46,47,48,49,50
+5VS5	10,26,28,30,41,43,44,45,46,47,48,49,50,51
+1.2VSUS	2,6,10,17,18,48,51
DDR_VTT	17,18
+2.5VSUS	17,18











H-line42(35W)
 TDC:41A
 Iccmax:55A
 OCP:68A
 Loadline = -2.65 mV/A

H-line42(45W)
 TDC:39A
 Iccmax:55A
 OCP:68A
 Loadline = -2.65 mV/A

H-line42(35W/45W)
 TDC:10A
 Iccmax:11A
 OCP:16A
 Loadline = -10 mV/A



+3V	5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,49
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,26,33,37,41,42,47,48,51
+5VS5	10,26,28,30,41,42,43,44,45,47,48,49,50,51
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18

 NB5	PROJECT : X1F			Rev 1A
	Quanta Computer Inc.			
	Size Custom	Document Number Load switch IC (AOZ1331D)		
	Date: Monday, November 30, 2015	Sheet 46	of 51	

Volume Segment


Vcc_STG: 0.04A

Vcc_IO: 5.5A


<= 10ms full load ready

Imax:5.5A

Imax:0.04A



Reserve for separating +1.0V and VCCIO



+0.95 +/- 5%
Continue:4A
Peak:5.5A
OCP minimum:8A


+1.0V	2,5,6,10,16,37
+3VS5	10,12,14,16,26,33,37,41,42,46,47,51
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,50,51
+VCCIO	3,6,16
+1.0V_DEEP_SUS	10,11,14,16,47
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,42,51




PROJECT : X1F
Quanta Computer Inc.

Size Custom Document Number
+1.0V/+VCCSTPLL/+VCCIO
Date: Monday, November 30, 2015 Sheet 48 of 51

Rev 1A






+1.05V_GFX Volt +/- 5%
EDP=2.38A
EDP_peak = 2.45A

2015/11/27 SI for EE sequence reserve

2015/11/27 change shortpad to 0 ohm for EE



+VIN	26,38,39,40,41,42,43,44,45,46,47,48,49,50
+3VS5	10,12,14,16,26,33,37,41,42,46,47,48
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,49,50
+3V_GFX	19,20,21,22,23,49
+3V_AON	19,22,23,27
+1.2VSUS	2,6,10,17,18,42,48
+1.05V_GFX	19,20,21,23

For ICT review only