


01_Block Diagram
 02_System Setting
 03_Power Sequence
 04_Clock Gen_ICS9LPR434
 05_Diamondville_BUS
 06_Diamondville_PWR
 07_NB-945GMS(HOST)
 08_NB-945GMS(DMI)
 09_NB-945GMS(GRAPHIC)
 10_NB-945GMS(DDR2)
 11_NB-945GMS(PWR)
 12_NB-945GMS(PWR2)
 13_NB-945GMS(GND)
 14_SB-ICH7M(PWR)
 15_SB-ICH7M(1)
 16_SB-ICH7M(2)
 17_SB-ICH7M(3)
 18_DDR2 SODIMM
 19_DDR2 Termination
 20_Onboard VGA
 21_LCD Conn_LID
 22_Blank
 23_Mini WiFi+ BT
 24_LAN_Atheros AR8113
 25_RJ45
 26_Flash Conn
 27_USB Port
 28_Camera Conn
 29_Card Reader_AU6372A51
 30_Codec_ALC269
 31_Audio_AMP_Jack
 32_EC_ENE KB3310
 33_EC
 34_Switch_SPI ROM_Debug Conn
 35_Thermal Sensor_FAN
 36_KB_Touch Pad
 37_LED_THERMTRIP
 38_Discharge
 39_PWR Jack
 40_Srew Hole
 41_EMI
 42_POWER FLOW
 43_Vcore
 44_Power System
 45_Power_+1.8V & VTTDDR
 46_Power_VCCP
 47_Power_+1.5VS & +2.5VS
 48_Power_Charger
 49_EC Pin Define
 49_History



EEE PC 701 PCB version

GPI37	GPI38	GPI39	PCB version
0	0	0	
0	0	0	
0	0	1	
0	0	1	
0	1	0	
0	1	0	
0	1	1	
0	1	1	
1	0	0	
1	0	0	
1	0	1	
1	0	1	
1	1	0	
1	1	0	
1	1	1	
1	1	1	

USB

USB 0	NC
USB 1	USB Conn
USB 2	USB Conn
USB 3	USB Conn
USB 4	Card Reader
USB 5	Minicard
USB 6	Bluetooth
USB 7	Camera

PCIE


PCIE 1	NC
PCIE 2	LAN
PCIE 3	Minicard
PCIE 4	SSD

Azalia

ACZ_SDIN0	CODEC
ACZ_SDIN1	NC
ACZ_SDIN2	NC

<Variant Name>


		Title : System Setting	
ASUSTek Computer INC.		Engineer: Satan_He	
Size	Project Name	Rev	
A3	1005HA	1.0G	
Date: Thursday, March 19, 2009		Sheet	2 of 48




1:Disable
0:Enable


PEREQ1:PCIEx0 & PCIEx1
PEREQ2:PCIEx2 & PCIEx3 & SATA
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6

If the PCICLK is driving two devices (2 loads), the series resistors need to be changed. (12 Ohm or 22 Ohm is recommended.)












Place within 0.5" to processor pin




BSEL0	BSEL1	BSEL2	FSB
0	X	X	400
1	X	X	533



Place within 0.5" to processor pin





Voltage Swing

For Providing a Reference Voltage to the FSB RCOMP circuit

Signal voltage level= 0.3125*VCCP

Trace should be 10 mil wide with 20 mil spacing

SCOMP


For Slew Rate Compensation on the FSB


RCOMP

For Calibrating the FSB I/O Buffer



AGTL+ I/O Voltage Reference

0.1uF should be placed 100mils or less from GMCH pin







1	C_PCIE_NB# 4
2	C_PCIE_NB 4
3	V_DDC_CLK 22
4	V_DDC_DATA 22
5	V_BLUE 22
6	V_GREEN 22
7	V_RED 22
8	V_VSYNC 22
9	V_HSYNC 22
10	G_NBL_CTRL 23
11	G_NBL_EN 23
12	G_LVDD_EN 23
13	G_CLKN 23
14	G_CLKP 23
15	G_DATAN0 23
16	G_DATAN1 23
17	G_DATAN2 23
18	G_DATAP0 23
19	G_DATAP1 23
20	G_DATAP2 23










<Variant Name>

ASUS		Title : 945GSE-4(DDR2)	
ASUSTek Computer Inc.		Engineer: greenstar_xiao	
Size A3	Project Name Standard Circuit		Rev 0.1D
Date: Thursday, March 19, 2009		Sheet	11 of 48











ICH7M Boot BIOS Select













BIOS_SEL0	BIOS_SEL1
LPC	H
PCI	H
SPI	L

S_PCI_RST#	32
C_PCI_SB	4
SPLTRST#	9,18
PLT_RST#	24,25,27
ICH_SYNC#	9
PCI_INT1	36
PCI_INT2	36


<Variant Name>



USB0	NC
USB1	Camera
USB2	Card Reader
USB3	USB CONN
USB4	USB CONN
USB5	USB CONN
USB6	Blue Tooth
USB7	3G Card



PCB_ID[2:0]	PCB Version
0 0 0	R1.0
0 0 1	R1.1
0 1 0	R1.2
0 1 1	R1.3
Others	Reserved



<Variant Name>


ASUS Title : ICH7M-4(GPIO)

<OrgName> Engineer: Endy_Wu

Size	Project Name	Rev
A3	Standard Circuit	0.1B

Date: Thursday, March 19, 2009 Sheet 18 of 48

0.1B Beta




<<<> D2_DQ_A[0..63] 11
 <<<> D2_DQS_A[0..7] 11
 <<<> D2_DQS_A# [0..7] 11
 <<<> D2_DM_A[0..7] 11
 <<<> D2_MAA[0..13] 11,21
 <<<> D2_BAA[0..2] 11,21

DIMMA


D2_MAA0	102	A0	DQ0	5	D2_DQ_A0
D2_MAA1	101	A1	DQ1	7	D2_DQ_A1
D2_MAA2	100	A2	DQ2	17	D2_DQ_A2
D2_MAA3	99	A3	DQ3	19	D2_DQ_A3
D2_MAA4	98	A4	DQ4	4	D2_DQ_A4
D2_MAA5	97	A5	DQ5	6	D2_DQ_A5
D2_MAA6	94	A6	DQ6	14	D2_DQ_A6
D2_MAA7	92	A7	DQ7	16	D2_DQ_A7
D2_MAA8	93	A8	DQ8	23	D2_DQ_A8
D2_MAA9	91	A9	DQ9	25	D2_DQ_A9
D2_MAA10	105	A10/AP	DQ10	35	D2_DQ_A10
D2_MAA11	90	A11	DQ11	37	D2_DQ_A11
D2_MAA12	89	A12	DQ12	20	D2_DQ_A12
D2_MAA13	116	A13	DQ13	22	D2_DQ_A13
	86	A14	DQ14	36	D2_DQ_A14
	84	A15	DQ15	38	D2_DQ_A15
D2_BAA2	85	A16_BA2	DQ16	43	D2_DQ_A16
			DQ17	45	D2_DQ_A17
D2_BAA0	107	BA0	DQ18	55	D2_DQ_A18
D2_BAA1	106	BA1	DQ19	57	D2_DQ_A19
	110	S0#	DQ20	44	D2_DQ_A20
	115	S1#	DQ21	46	D2_DQ_A21
	30	CK0	DQ22	56	D2_DQ_A22
	164	CK0#	DQ23	58	D2_DQ_A23
	166	CK1	DQ24	61	D2_DQ_A24
	79	CK1#	DQ25	63	D2_DQ_A25
9,21 D2_CKE_A0		CKE0	DQ26	73	D2_DQ_A26
9,21 D2_CKE_A1		CKE1	DQ27	75	D2_DQ_A27
11,21 D2_CASA#		CAS#	DQ28	64	D2_DQ_A28
11,21 D2_RASA#		RAS#	DQ29	74	D2_DQ_A29
11,21 D2_WEA#		WE#	DQ30	76	D2_DQ_A30
	198	SA0	DQ31	76	D2_DQ_A31
	200	SA1	DQ32	123	D2_DQ_A32
	197	SCL	DQ33	125	D2_DQ_A33
	195	SDA	DQ34	135	D2_DQ_A34
			DQ35	137	D2_DQ_A35
9,21 D2_ODT_A0		ODT0	DQ36	124	D2_DQ_A36
9,21 D2_ODT_A1		ODT1	DQ37	126	D2_DQ_A37
			DQ38	134	D2_DQ_A38
D2_DM_A0	10	DM0	DQ39	136	D2_DQ_A39
D2_DM_A1	26	DM1	DQ40	141	D2_DQ_A40
D2_DM_A2	52	DM2	DQ41	143	D2_DQ_A41
D2_DM_A3	67	DM3	DQ42	151	D2_DQ_A42
D2_DM_A4	130	DM4	DQ43	153	D2_DQ_A43
D2_DM_A5	147	DM5	DQ44	140	D2_DQ_A44
D2_DM_A6	170	DM6	DQ45	142	D2_DQ_A45
D2_DM_A7	185	DM7	DQ46	152	D2_DQ_A46
			DQ47	154	D2_DQ_A47
D2_DQS_A0	13	DQS0	DQ48	157	D2_DQ_A48
D2_DQS_A1	31	DQS1	DQ49	159	D2_DQ_A49
D2_DQS_A2	51	DQS2	DQ50	173	D2_DQ_A50
D2_DQS_A3	70	DQS3	DQ51	175	D2_DQ_A51
D2_DQS_A4	131	DQS4	DQ52	158	D2_DQ_A52
D2_DQS_A5	148	DQS5	DQ53	160	D2_DQ_A53
D2_DQS_A6	169	DQS6	DQ54	174	D2_DQ_A54
D2_DQS_A7	188	DQS7	DQ55	176	D2_DQ_A55
D2_DQS_A#0	11	DQS#0	DQ56	179	D2_DQ_A56
D2_DQS_A#1	29	DQS#1	DQ57	181	D2_DQ_A57
D2_DQS_A#2	49	DQS#2	DQ58	189	D2_DQ_A58
D2_DQS_A#3	68	DQS#3	DQ59	191	D2_DQ_A59
D2_DQS_A#4	129	DQS#4	DQ60	180	D2_DQ_A60
D2_DQS_A#5	146	DQS#5	DQ61	182	D2_DQ_A61
D2_DQS_A#6	167	DQS#6	DQ62	192	D2_DQ_A62
D2_DQS_A#7	186	DQS#7	DQ63	194	D2_DQ_A63

DDR_DIMM_200P

DIMMB







DDR_DIMM_200P




<Variant Name>





ASUS		Title : DDR2-SO-DIMM	
ASUSTek Computer INC.		Engineer: Endy_Wu	
Size A3	Project Name Standard Circuit	Rev 0.1B	
Date: Thursday, March 19, 2009		Sheet 20 of 48	







<Variant Name>



<Variant Name>



CAP Near SIM Socket







D


C


B




A



<Variant Name>

		Title : BLUETOOTH	
ASUSTek Computer INC.		Engineer: JOE1_ZHOU	
Size A4	Project Name Standard Circiut		Rev 0.1A
Date: Thursday, March 19, 2009		Sheet	26 of 48





<Variant Name>

ASUS		Title : RJ45	
ASUSTek Computer INC.		Engineer: Hui-sheng_wu	
Size A3	Project Name Standard Circiut	Date: Thursday, March 19, 2009	Rev 0.1A
Sheet 28 of 48			

17 U_CAM+ <<>>
 17 U_CAM- <<>>
 18 CAMERA_PWREN >>>>

17 U_USB4- <<>>
 17 U_USB4+ <<>>
 17 U_USB5- <<>>
 17 U_USB5+ <<>>
 17 U_USBOC#45 <<>>








15 A_Z_SDOOUT >>>>
 15 A_Z_BITCLK >>>>
 15 A_Z_SDIN0 >>>>
 15 A_Z_SYNC >>>>
 15 A_Z_RST# >>>>

32 A_OP_SD# >>>>

46 O_PWR_SW# >>>>



32,37 O_PWR_LED_UP <<<<

23,32 O_LID_EC# >>>>



<Variant Name>

ASUS		Title : SATA HDD	
ASUSTek Computer INC.		Engineer: KingCa_Jin	
Size	Project Name	Rev	
A3	1000HN	1.0	
Date: Thursday, March 19, 2009	Sheet	29	of 48





<Variant Name>

ASUS		Title : USB Port	
ASUSTEK COMPUTER INC		Engineer: JOE1_ZHOU	
Size A3	Project Name	Standard Circiut	
Date: Thursday, March 19, 2009	Sheet	30 of	48
			Rev 0.1B








<Variant Name>


		Title : Camera CONN	
ASUSTEK COMPUTER INC		Engineer: KEN_JIN	
Size A3	Project Name Standard Circiut		Rev 0.1A
Date: Thursday, March 19, 2009		Sheet 31 of 48	




>>O_KSO[0..15] 32
<<O_KSI[0..7] 32

For Keyboard Connector






02/14 newjane: Change OR1 from 18.2K to 15K 1b0212180214010





For TP LED




0.1B Beta

DC IN






change from DIP to SMD



<Variant Name>

ASUS		Title : PWR Jack	
ASUSTEK COMPUTER INC		Engineer: KEN_JIN	
Size	Project Name	Rev	
A3	Standard Circiut	0.1B	
Date: Thursday, March 19, 2009	Sheet	35 of	48




Install GSR6 being slave address "3A" for ADI/Freescale/ST G-sensors













<Variant Name>


		Title : <u>G_sensor</u>	
ASUSTek Computer Inc.		Engineer: <u>SUSAN_SHI</u>	
Size A3	Project Name Standard Circiut		Rev 0.1A
Date: Thursday, March 19, 2009		Sheet	36 of 48




4 C_48M_CARD_READER
17 U_CARD+
17 U_CARD-
18 CR_PWREN#









Power stage

1. I/P Current:

$$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.64A$$

2. Ripple Current:

$$I_{rip} = 1.18A$$

$$I_{spec} = 2A \text{ } \odot 1$$

$$pcs$$

3. Inductor Spec:

$$I_{sat} = 10A$$

$$I_{dc} = 5.5A$$

$$DCR = 37m\Omega$$

4. MOSFET Spec:

H-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22m\Omega \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10\mu s)$$

L-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22m\Omega \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10\mu s)$$

Controller

1. Voltage & Current:

$$+12.6V @ 2.5A$$

2. Frequency:

$$PR18 = 33K\Omega, f_{osc} = 515KHz$$

3. OCP:

$$N/A$$

4. POR:

$$POR \text{ Hysteresis} = 0.1V$$

$$V_{on} = 7.5V$$

5. Enable Voltage:

$$V = 2.9V$$

6. Soft start time:

$$T_{ss} = 23ms$$

7. Phase selection:


$$N/A$$

8. Inrush Current:

$$C_{total} = 20\mu F$$

$$I_{inrush} = 0.01A$$

MODIFY FOR 19V ADAPTER



Battery Charging Current :

$$4.4V > V_{adj2} \geq 0V \Rightarrow$$

$$I_{chg} = (V_{adj2} - 0.075) / (25^\circ R_s)$$

$$BATSEL_2P\# = 1, I_{ch} = 1.49A$$

$$BATSEL_2P\# = 0, I_{ch} = 2.5A$$

Input Adaptor Max. Current Limit :

$$I_{limit_current} = (V_{adj1} - 0.075) / (25^\circ R_s) = 1.90A$$

Pre-Charging Mode :

$$\text{Precharging current} = 149.2mA$$

$$V_{adj2} = 168mV$$

ACIN Threshold = 1.25V

$$\text{Adaptor} > 13.75V, \text{ System Powered by Adaptor}$$

$$\text{Adaptor} < 13.75V, \text{ System Powered by Battery}$$

Battery Charging Voltage :

$$V_{adj3} : V_{REF} \Rightarrow V_{bat} = 4.2V / \text{cell}$$

$$3.9V > V_{adj3} \geq 2.4V \Rightarrow V_{bat} = 4.35V / \text{cell}$$

$$V_{adj3} : GND \Rightarrow V_{bat} = 4.0V / \text{cell}$$

$$2.2V > V_{adj3} \geq 1.1V \Rightarrow V_{bat} = 2^\circ V_{adj3} / \text{cell}$$

Battery Cell Selection :

$$CELLS : V_{REF} \Rightarrow 4 \text{ Cells;}$$

$$CELLS : OPEN \Rightarrow 3 \text{ Cells;}$$

$$CELLS : GND \Rightarrow 2 \text{ Cells;}$$

VREF = 5.0V


$$f_{osc}(KHz) = 17000 / RT(K\Omega)$$

$$= 515KHz$$

$$\text{Soft start: } t_s(s) = 0.13 \cdot CS(\mu F)$$

<Variant Name>

ASUS		Title : Charger	
ASUSTek Computer INC.		Engineer: Joy_Zhou	
Size	Project Name	Rev	
A2	100SHA	1.00	
Date: Thursday, March 10, 2016		Sheet 40 of 40	



Power Stage


- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.32A$
- Ripple Current:**
 $I_{rip} = 0.6A$
 $I_{spec} = 2.5A$
- Dynamic:**
 $I_{peak} = 2.1A$
 $ESR / 1 \text{ pcs} = 18m\Omega$
 $V = 38mV$
- Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18m\Omega$
- MOSFET Spec:**
H-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause $\geq 10\mu s$)
L-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause $\geq 10\mu s$)

Controller


- Voltage & Current:**
 $V_{CORE} = 0.5-1.5V @ 2.1A$
- Frequency:**
 $Set PR58 = 220K\Omega$
 $F_{osc} = 322KHz$ for RPM
 $Set PR57 = 180K\Omega$
 $F_{osc} = 272KHz$ for CCM
- OCP:**
 $Set PR60 = 270K\Omega$
 $I_{ocp} = 9.3A$
- POR:**
 $POR \text{ Hysteresis} = 0.15V$
 $V_{on} = 4.4-4.5V$
 $V_{off} = 4.0-4.2V$
- UVP:**
 $VID = 300mV$
- OVP:**
 $VID = 200mV$
- Soft start time:**
 $2.7ms$
- Phase selection:**
 $SP = VCC$
 $single \text{ phase}$
- Loadline:**
 $30m\Omega$

<Variant Name>

ASUS		Title : Vcore	
ASUSTek Computer INC.		Engineer: Joy_Zhou	
Size A2	Project Name 1005HA	Rev 1.3G	
Date: Thursday, March 19, 2009		Sheet 41 of 48	



Power stage		+3VSUS	+5VSUS
1. I/P Current:		$I_{in} = V_o I_o / (0.8 \cdot V_{in}) = 1.1A$	$I_{in} = V_o I_o / (0.8 \cdot V_{in}) = 1.67A$
2. Ripple Current:		$I_{rip} = 1.36A$ $I_{spec} = 2.5A$ $\phi 1\text{ pcs}$	$I_{rip} = 2.07A$ $I_{spec} = 2.5A$ $\phi 1\text{ pcs}$
3. Dynamic:		$I_{peak} = 3A$ $ESR / 1\text{ pcs} = 18\text{ mohm}$ $V = 54mV$	$I_{peak} = 3A$ $ESR / 1\text{ pcs} = 18\text{ mohm}$ $V = 54mV$
4. Inductor Spec:		$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37\text{ mohm}$	$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37\text{ mohm}$
5. MOSFET Spec:		H-side MOSFET: SI7326DN_T1_E3 $R_{ds(ON)} = 22\text{ mohm}$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 40A$ (Pause $\geq 10\text{ us}$) L-side MOSFET: SI7326DN_T1_E3 $R_{ds(ON)} = 22\text{ mohm}$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 40A$ (Pause $\geq 10\text{ us}$)	H-side MOSFET: SI7326DN_T1_E3 $R_{ds(ON)} = 22\text{ mohm}$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 40A$ (Pause $\geq 10\text{ us}$) L-side MOSFET: RJK0355DPA-00-J0 WPAK $R_{ds(ON)} = 10.7\text{ mohm}$ ($V_{gs} = 10V$) $I_{cont} = 30A$ ($T = 25^\circ C$) $I_{peak} = 120A$ (Pause $\geq 10\text{ us}$)
Controller		+3VSUS	+5VSUS
1. Voltage & Current:		+3VSUS=3.3V@3A	+5VSUS=5V@2.5A
2. Frequency:		$f_{osc} = 375KHz$	$f_{osc} = 300KHz$
3. OCP:		Set PR1=180Kohm $I_{ocp} = 8A$	Set PR2=200Kohm $I_{ocp} = 17A$
4. POR:		$V_{on} = 4.35-4.5V$ $V_{off} = 3.9-4.25V$	$V_{on} = 4.35-4.5V$ $V_{off} = 3.9-4.25V$
5. UVP:		$V_{uvp} = 70\% V_{out}$	$V_{uvp} = 70\% V_{out}$
6. OVP:		$V_{ovp} = 115\% V_{out}$	$V_{ovp} = 115\% V_{out}$
7. Enable Voltage:		$V_{rising} = 1V$ $V_{falling} = 0.4V$	$V_{rising} = 1V$ $V_{falling} = 0.4V$
8. Soft start time:		$T_{ss} = 2ms$	$T_{ss} = 2ms$
9. Phase selection:		/X	/X
10. Inrush Current:		$C_{total} = 100\text{ uF}$ $I_{inrush} = 0.165A$	$C_{total} = 100\text{ uF}$ $I_{inrush} = 0.25A$
+3VA AEC / 100mA		1. Dropout Voltage: $V = 0.21V$ ($I_o = 0.3A$) 2. OCP: $I_{ocp} = 480mA$ 3. Short Circuit Current Limit: $I_{sc} = 320mA$ 4. Power Dissipation: $R_{thjc} = 250^\circ C/W$ $P_d = 0.4W$	5. EN Voltage: $V_{en} = 2V$ $V_{sd} =$ 6. Over OK Voltage: $V_{pkth} = 92\% \cdot V_{out}$ $V_{pkhys} = 8\%$ 7. Inrush current: $T_{ss} = 400\mu s$ $C_{total} = 10\mu F$ I_{inrush} 8. FB Voltage: $V_{FB} = 0.8V$



Power stage

1. I/P Current:

$$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.175A$$

2. Ripple Current:

$$I_{rip} = 1.88A$$

$$I_{spec} = 2.5A \odot 1$$

3. Dynamic:

$$I_{peak} = 4.7A$$

$$ESR / 1 \text{ pcs} = 18 \text{ mohm}$$

$$V = 84.6mV$$

4. Inductor Spec:

$$I_{sat} = 14A$$

$$I_{dc} = 8A$$

$$DCR = 18 \text{ mohm}$$

5. MOSFET Spec:

H-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22 \text{ mohm} \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10 \mu s)$$

L-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22 \text{ mohm} \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10 \mu s)$$

Controller

1. Voltage & Current:

$$+1.8V @ 5.8A$$

2. Frequency:

$$PR183 = 1M \text{ ohm}$$

$$F_{osc} = 250KHz$$

3. OCP:

$$PR184 = 10K \text{ ohm} \rightarrow 9A$$

4. POR:

$$V_{ccrth} = 3.7 \sim 4.1V$$

$$V_{chys} = 0.2V$$

5. UVP:

$$V_{out} = 70\%$$

6. OVP:

$$V_{out} = 115\%$$

7. Enable Voltage:

$$V = 2.9V$$

8. Soft start time:

$$T_{ss} = 1.2 \text{ ms}$$

9. Phase selection:

$$/X$$


10. Inrush Current:

$$C_{total} = 100 \mu F$$

$$I_{inrush} = 0.15A$$

PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Voltage	Status
L	L	H	1.650V	Power Saving
H	L	H	1.795V	Normal
H	H	L	1.927V	Performance
L	H	L	1.782V	N/A

+VTDDR (1A)



+VTDDR@1A

1. Dropout Voltage:

$$V = 0.3V \quad (I_o = 2A)$$

2. Current Limit:

$$I_{limit} = 4A$$

3. Continue Current:

$$I_{cont} = 3A$$

4. Power Dissipation:

$$R_{thjc} = 52^\circ C/W$$

$$P_d = 1.9W$$

5. EN Voltage:

$$V_{en} = 1.4V$$

$$V_{sd} = 0.8V$$

6. Supply Voltage:

$$V_{cc} = 5V$$


7. Inrush current:

$$T_{ss} = 5 \text{ ms}$$

$$C_{total} = 10 \mu F$$

$$I_{inrush} = 1.8 \text{ mA}$$

<Variant Name>



Power stage

1. I/P Current:

$$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.89A$$

2. Ripple Current:

$$I_{rip} = 1.93A$$

$$I_{spec} = 2.5A \odot 1$$

3. Dynamic:

$$I_{peak} = 6.147A$$

$$ESR / I_{pcs} = 18 \text{ mohm}$$

$$V = 110mV$$

4. Inductor Spec:

$$I_{sat} = 14A$$

$$I_{dc} = 8A$$

$$DCR = 18 \text{ mohm}$$

5. MOSFET Spec:

H-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22 \text{ mohm} \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10 \mu s)$$

L-side MOSFET: SI7326DN_T1_E3

$$R_{ds(ON)} = 22 \text{ mohm} \quad (V_{gs} = 4.5V)$$

$$I_{cont} = 6.5A \quad (T = 25^\circ C)$$

$$I_{peak} = 40A \quad (\text{Pause} \geq 10 \mu s)$$

Controller

1. Voltage & Current:

$$+VCCP @ 6.147A$$

2. Frequency:

$$PR143 = 1.3M \text{ ohm}$$

$$F_{osc} = 188KHz$$

3. OCP:

$$PR145 = 10K \text{ ohm} \rightarrow 9A$$

4. POR:

$$V_{ccrth} = 3.7 \sim 4.1V$$

$$V_{cchys} = 0.2V$$

5. UVP:

$$V_{out} \sim 70\%$$

6. OVP:

$$V_{out} \sim 115\%$$

7. Enable Voltage:

$$V = 2.9V$$

8. Soft start time:

$$T_{ss} = 1.2 \text{ ms}$$

9. Phase selection:

$$/X$$

10. Inrush Current:

$$C_{total} = 100 \mu F$$

$$I_{inrush} = 0.0875A$$

PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Voltage	Status
L	L	H	0.9V	Power Saving
H	L	H	1.050V	Normal
H	H	L	1.152V	Performance
L	H	L	1.002V	N/A

Ver	Description	Date
1.0G	change UF1 to the same as 1005hn's	2009.0122.2027
	change lvds conn P/N to 12G170190201 change CPU P/N from 01G012290000 to 01G012520100 P4: 糠 CC50 ..CC57 盤筈臂 clock gen pin 狼 P23: 糠 GC21 P29: 奔IL2	2009.0203.1555
	update NB symbol 癸clock gen cm WIFI 场だ 酚1005HN 和 根	2009.0205.1555
	P4: C_PCIE_LAN_R C_PCIE_LAN#_R H_ITP_CKOUT H_ITP_CKOUT# add 10pf for RF P23: cancel BL_EN, G_LVDD_EN, G_NBL_CTRL EMI cap	2009.0205.2120
	ADD LR55 02/14 newjane: Change PR227 to 5% 10G212105004031 02/14 newjane: Change OR1 from 18.2K to 18K 10G212180214010 02/14 newjane: Change HR1 from 68ohm to 56 ohm 02/14 newjane: Change SR1 from 20K 10G212200214110to 20K 10G212200214030 02/14 newjane: ChangeHC18 from 11G23211021115 to 11G232110214030 02/14 newjane: ChangeHC6 GC20 HC11 HC12 from 11G233310531360 to11G233210516320 02/14 newjane: /X LC41 02/14 newjane: SD RC1 RC7 RC12 from 11G232310431360to11G232110411320 02/14 xiao-jie SR4 PR227 from 10G212105004031 to 10G212100414030 02/14 xiao-jie aAR8 AR5 from 10G212200214110 to 10G212200214030 02/14 xiao-jie AR7 P/N toPR105 P/N	2009.0210.1513

