

Enrico Caruso 14
Muxless/UMA Schematics Document
Sandy Bridge
Intel PCH
2011-04-07
REV : A00

DY : None Installed
UMA: UMA ONLY installed
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
DIS: MUXLESS solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
HDMI: For HDMI config stuff.
DIS_CRT: Pure DIS install

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 1 of 105

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard



gDDR3
900MHz

Seymour-XT S3

83,84,85,86,87

Intel CPU

Sandy Bridge

4,5,6,7,8,9,10

FDIx4x2

DMIx4
1GB/s

DDRIII 1066/1333 Channel A

DDRIII 1066/1333 Channel B

DDRIII Slot 0
1066/1333

15

DDRIII Slot 1
1066/1333

14

PCIE x 1

PCIE x 1

10/100/1000 LOM
Realtek RTL8111E (Giga LAN)
Realtek RTL8105E (10M/100M)

31

RJ45
CONN

59

Mini-Card
WLAN+BT3.0

802.11a/b/g

64

Intel
PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIE ports (8)
LPC I/F
ACPI 1.1

Azalia
CODEC
IDT 92HD87

29


Audio board

Internal Analog MIC

HP1

MIC IN

2CH SPEAKER



KBC
NUVOTON
NPCE795BA0DX

27

Thermal
ENE P2800

28

Touch
PAD

69

Int.
KB

69

HDD

56

ODD

56

Flash ROM
4MB

60

PS/2

PS/2

ENE P2793
Fan

28

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Title	Block Diagram	
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 2 of 105

SYSTEM DC/DC		CPU DC/DC	
APL5916 48		VT1316+1314 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
TPS51218 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
TPS51125 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5

SYSTEM DC/DC	
TPS51216R 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

GFX DC/DC	
VT1316+1317 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

VGA	
RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24707 40	
INPUTS	OUTPUTS
+DC IN S5 +PBATT	DCBATOUT


SYSTEM DC/DC	
APW7153B 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

SYSTEM DC/DC	
G9731 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0



PCB LAYER	
L1:Top L2:GND L3:Signal	L4:Signal L5:VCC L6:Bottom

SSID = CPU⁵



1

Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (THERMAL/CLOCK/PM)**

Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 5 of	105

SSID = CPU



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)Size
A3

Document Number	
-----------------	--

Enrico Caruso 14

Rev	A00
-----	-----



Date _____

Wednesday, April 13,


Sheet 6 of 105

SSID = CPU

11/17 remove TP715





SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771



PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--



PCIE Port Bifurcation Straps

CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled
----------	--

PEG DEFER TRAINING

CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---

DN15ATI Whistler

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (RESERVED)			
Size A3	Document Number	Rev	
Enrico Caruso 14		A00	
Date: Wednesday, April 13, 2011	Sheet 7	of 105	


SSID = CPU

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR CORE POWER

53A

11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

11/4 add Caps to 28 location as vendor recommend.
X01-0127 Stuff C812, C822, C831, C834
for VCC core noise issue.

X01-0217 Stuff C801=22uF
change C817 to 22uF

VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y25 VCC
Y24 VCC
Y23 VCC
Y22 VCC
Y21 VCC
Y20 VCC
Y19 VCC
Y18 VCC
Y17 VCC
Y16 VCC
Y15 VCC
Y14 VCC
Y13 VCC
Y12 VCC
Y11 VCC
Y10 VCC
Y9 VCC
Y8 VCC
Y7 VCC
Y6 VCC
Y5 VCC
Y4 VCC
Y3 VCC
Y2 VCC
Y1 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U25 VCC
U24 VCC
U23 VCC
U22 VCC
U21 VCC
U20 VCC
U19 VCC
U18 VCC
U17 VCC
U16 VCC
U15 VCC
U14 VCC
U13 VCC
U12 VCC
U11 VCC
U10 VCC
U9 VCC
U8 VCC
U7 VCC
U6 VCC
U5 VCC
U4 VCC
U3 VCC
U2 VCC
U1 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CORE SUPPLY

CPU1

POWER

SANDY

PEG AND DDR

SVID

SENSE LINES

VCCIO AH13
VCCIO AH10
VCCIO AC10
VCCIO AC10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12
VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23

PROCESSOR VCCIO: 8.5A

VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top



12/28 Yellow mark for OPI change

12/23 stuff the capacities

No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.

11/16 follow DNI3 to meet schematic check list

These resistors need to close to power IC
11/17 change part reference R807 to R805



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC_CORE)	
Size	Document Number	Rev		
Custom	Enrico Caruso 14	A00		
Date	Wednesday, April 13, 2011	Sheet	8 of 105	

SSID = CPU


```
VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge
```

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A




Disabling Guidelines for External Graphics Designs:

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
- Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF



SANDY
62.10055.421
2nd = 62.10040.771

POWER

SENSE
TIMES

VREF

DDR3 -1.5V RAILS

SA RAIL

1.8V RAIL

CPU4 MISC VCCSA_SENSE FC_C22 VCCSA_VID

7 OF

VAXG_SENSE
VSSAXG_SENSE

SM VREF

[illegible]

VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA

VCCSA_SENSI

FC_C22
VCCSA_VID1


AK35	》》》	VCC_AXG_SENSE	42
AK34	》》》	VSS_AXG_SENSE	42

Refer to the latest Huron River Mainstream PDG
(Doc# 436735) for more details on S3 power
reduction implementation.


+V_SM_VREF_CNT should have 10 mil trace width

+V SM VREF_CNT <<< +V SM VREF_CN

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT
should have 10_mils trace width.



VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF



VCCSA Output Decoupling Recommendation:

1 x 330 μ F	
2 x 10 μ F	at Bottom Socket Cavity
1 x 10 μ F	at Bottom Socket Edge

11/16 Follow Annie team's schematic by power solution

R910 close to pin H23.

— >>> VCCSA_SEL 48

11/ 17 dummy RN901

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC GFXCORE)

Size

Document Number



Enrico Caruso 14

EV

Date: Wednesday, April 13, 2011


Sheet 9 of 105

SSID = CPU



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 12 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved



Size
A3

Document Number
Enrico Caruso 14




Rev
A00

Date: Wednesday, April 13, 2011Sheet 13 of 105

SSID = MEMORY





X02-0303 change 0R to short pad



11/ 17 Change SMBus adress note

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4



Layout Note:
Place these Caps near
SO-DIMMA.


12/3 Change DM2 to 62.10024.E21
12/9 Change DM2 to 62.10017.K01
12/21 Change DM2 to 62.10017.P61
12/22 Change DM2 to 62.10024.E21

SSID = MEMORY

11/ 17 Change SMBus adress note

Note:
SO-DIMMB SPD Address is 0xA0
SO-DIMMB TS Address is 0x30

- SO-DIMMB is placed farther from the Processor than SO-DIMMA



Note:
The symbol DM1 is change value and PN only


DN15ATI Whistler



Title			
DDR3-SODIMM1			
Size	Document Number		Rev
Custom	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 15 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00




Sheet 16 of 105

Reserved







SSID = PCH

12/2 Net swap for layout



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

Danbury Technology:
Disabled when Low.
Enable when High.

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage			
Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 18 of 105


SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



Deep S4/S5 Supported

Deep S4/S5 Not Supported




- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as "no connect"
 - 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled


P/N: ND27V

PM_RSMRST# R1912 2 0R0402-PAD <<<RSMRST#_KBC 27

3D3V_S0
PM_CLKRUN# R1919 1 8K2R2J-3-GP



PCIE_WAKE#
CRB : 1K
CEKLT: 10K









<Core Design>












DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (DM I/FDI/PM)		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 19 of 105


SSID = PCH



11/1 Add EC2002~EC2007 for EMI request



11/29 change X2001 to 82.30020.D41
X01-0217 change C2008 , C2007 to 15pF



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (PCI-E/SMBUS/CLOCK/CL)			
Size	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	20 of 105


SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regurator,
should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO




```
11/11Remove DBC EN
X01-0211 swap DGPU_HPDI_INTR#, EC_SMI# for layout.
```

12/1 Add R2224 pull high



11/15 Remove Rn2204

11/ 17 Dummy R2201 because GPIO15 internal PH



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20 ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT DISABLED -- LOW (R2212 STUFFED)



<Core Design>



Title			
PCH (GPIO/CPU)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011		Sheet 22 of 105

SSID = PCH 6A

11/ 17 Add R2301 but dummy it
and change L2301 source to 3D3V_DAC_S0

Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06


Refer to NPCE795 shared SPI flash architecture

(**) - When the control signal is low, the switch is "on".

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (POWER1)	
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 23 of 105





VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop


P/N: ND27V

11/3 Add LDO for CRT DAC power

11/ 17change U2301 Vout power rail and stuff the circuit





SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLL	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

SSID = PCH



DN15ATI Whistler




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date:	Wednesday, April 13, 2011	Sheet	25	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 26 of 105

SSID = KBC

11/17 change R2702 from close gap to 0ohm
X02-0303 change OR to short pad

11/17 change R2724 to meet X01 PCB ver
X01-0210 change R2744 to meet X02 PCB ver
X02-0314 change R2724 to meet X02 PCB ver
Reserved 0.1uF on all of ADC input pins
base on NUOVTON feedback list.(C2717-C2721)
A00-0413 change R2724 to 47K for PCB ver

303V_AUX_KBC

303V_AUX_KBC_VCC

303V_AUX_KBC_GND

303V_AUX_KBC_VDD

303V_AUX_KBC_VDD2

303V_AUX_KBC_VDD3

303V_AUX_KBC_VDD4

303V_AUX_KBC_VDD5

303V_AUX_KBC_VDD6

303V_AUX_KBC_VDD7

303V_AUX_KBC_VDD8

303V_AUX_KBC_VDD9

303V_AUX_KBC_VDD10

303V_AUX_KBC_VDD11

303V_AUX_KBC_VDD12

303V_AUX_KBC_VDD13

303V_AUX_KBC_VDD14

303V_AUX_KBC_VDD15

303V_AUX_KBC_VDD16

303V_AUX_KBC_VDD17

303V_AUX_KBC_VDD18

303V_AUX_KBC_VDD19

303V_AUX_KBC_VDD20

303V_AUX_KBC_VDD21

303V_AUX_KBC_VDD22

303V_AUX_KBC_VDD23

303V_AUX_KBC_VDD24

303V_AUX_KBC_VDD25

303V_AUX_KBC_VDD26

303V_AUX_KBC_VDD27

303V_AUX_KBC_VDD28

303V_AUX_KBC_VDD29

303V_AUX_KBC_VDD30

303V_AUX_KBC_VDD31

303V_AUX_KBC_VDD32

303V_AUX_KBC_VDD33

303V_AUX_KBC_VDD34

303V_AUX_KBC_VDD35

303V_AUX_KBC_VDD36

303V_AUX_KBC_VDD37

303V_AUX_KBC_VDD38

303V_AUX_KBC_VDD39

303V_AUX_KBC_VDD40

303V_AUX_KBC_VDD41

303V_AUX_KBC_VDD42

303V_AUX_KBC_VDD43

303V_AUX_KBC_VDD44

303V_AUX_KBC_VDD45

303V_AUX_KBC_VDD46

303V_AUX_KBC_VDD47

303V_AUX_KBC_VDD48

303V_AUX_KBC_VDD49

303V_AUX_KBC_VDD50

303V_AUX_KBC_VDD51

303V_AUX_KBC_VDD52

303V_AUX_KBC_VDD53

303V_AUX_KBC_VDD54

303V_AUX_KBC_VDD55

303V_AUX_KBC_VDD56

303V_AUX_KBC_VDD57

303V_AUX_KBC_VDD58

303V_AUX_KBC_VDD59

303V_AUX_KBC_VDD60

303V_AUX_KBC_VDD61

303V_AUX_KBC_VDD62

303V_AUX_KBC_VDD63

303V_AUX_KBC_VDD64

303V_AUX_KBC_VDD65

303V_AUX_KBC_VDD66

303V_AUX_KBC_VDD67

303V_AUX_KBC_VDD68

303V_AUX_KBC_VDD69

303V_AUX_KBC_VDD70

303V_AUX_KBC_VDD71

303V_AUX_KBC_VDD72

303V_AUX_KBC_VDD73

303V_AUX_KBC_VDD74

303V_AUX_KBC_VDD75

303V_AUX_KBC_VDD76

303V_AUX_KBC_VDD77

303V_AUX_KBC_VDD78

303V_AUX_KBC_VDD79

303V_AUX_KBC_VDD80

303V_AUX_KBC_VDD81

303V_AUX_KBC_VDD82

303V_AUX_KBC_VDD83

303V_AUX_KBC_VDD84

303V_AUX_KBC_VDD85

303V_AUX_KBC_VDD86

303V_AUX_KBC_VDD87

303V_AUX_KBC_VDD88

303V_AUX_KBC_VDD89

303V_AUX_KBC_VDD90

303V_AUX_KBC_VDD91

303V_AUX_KBC_VDD92

303V_AUX_KBC_VDD93

303V_AUX_KBC_VDD94

303V_AUX_KBC_VDD95

303V_AUX_KBC_VDD96

303V_AUX_KBC_VDD97

303V_AUX_KBC_VDD98

303V_AUX_KBC_VDD99

303V_AUX_KBC_VDD100

303V_AUX_KBC_VDD101

303V_AUX_KBC_VDD102

303V_AUX_KBC_VDD103

303V_AUX_KBC_VDD104

303V_AUX_KBC_VDD105

303V_AUX_KBC_VDD106

303V_AUX_KBC_VDD107

303V_AUX_KBC_VDD108

303V_AUX_KBC_VDD109

303V_AUX_KBC_VDD110

303V_AUX_KBC_VDD111

303V_AUX_KBC_VDD112

303V_AUX_KBC_VDD113

303V_AUX_KBC_VDD114

303V_AUX_KBC_VDD115

303V_AUX_KBC_VDD116

303V_AUX_KBC_VDD117

303V_AUX_KBC_VDD118

303V_AUX_KBC_VDD119

303V_AUX_KBC_VDD120

303V_AUX_KBC_VDD121

303V_AUX_KBC_VDD122

303V_AUX_KBC_VDD123

303V_AUX_KBC_VDD124

303V_AUX_KBC_VDD125

303V_AUX_KBC_VDD126

303V_AUX_KBC_VDD127

303V_AUX_KBC_VDD128

303V_AUX_KBC_VDD129

303V_AUX_KBC_VDD130

303V_AUX_KBC_VDD131

303V_AUX_KBC_VDD132

303V_AUX_KBC_VDD133

303V_AUX_KBC_VDD134

303V_AUX_KBC_VDD135

303V_AUX_KBC_VDD136

303V_AUX_KBC_VDD137

303V_AUX_KBC_VDD138

303V_AUX_KBC_VDD139

303V_AUX_KBC_VDD140

303V_AUX_KBC_VDD141

303V_AUX_KBC_VDD142

303V_AUX_KBC_VDD143

303V_AUX_KBC_VDD144

303V_AUX_KBC_VDD145

303V_AUX_KBC_VDD146

303V_AUX_KBC_VDD147

303V_AUX_KBC_VDD148

303V_AUX_KBC_VDD149

303V_AUX_KBC_VDD150

303V_AUX_KBC_VDD151

303V_AUX_KBC_VDD152

303V_AUX_KBC_VDD153

303V_AUX_KBC_VDD154

303V_AUX_KBC_VDD155

303V_AUX_KBC_VDD156

303V_AUX_KBC_VDD157

303V_AUX_KBC_VDD158

303V_AUX_KBC_VDD159

303V_AUX_KBC_VDD160

303V_AUX_KBC_VDD161

303V_AUX_KBC_VDD162

303V_AUX_KBC_VDD163

303V_AUX_KBC_VDD164

303V_AUX_KBC_VDD165

303V_AUX_KBC_VDD166

303V_AUX_KBC_VDD167

303V_AUX_KBC_VDD168

303V_AUX_KBC_VDD169

303V_AUX_KBC_VDD170

303V_AUX_KBC_VDD171

303V_AUX_KBC_VDD172

303V_AUX_KBC_VDD173

303V_AUX_KBC_VDD174

303V_AUX_KBC_VDD175

303V_AUX_KBC_VDD176

303V_AUX_KBC_VDD177

303V_AUX_KBC_VDD178

303V_AUX_KBC_VDD179

303V_AUX_KBC_VDD180

303V_AUX_KBC_VDD181

303V_AUX_KBC_VDD182

303V_AUX_KBC_VDD183

303V_AUX_KBC_VDD184

303V_AUX_KBC_VDD185

303V_AUX_KBC_VDD186

303V_AUX_KBC_VDD187

303V_AUX_KBC_VDD188

303V_AUX_KBC_VDD189

303V_AUX_KBC_VDD190

303V_AUX_KBC_VDD191

303V_AUX_KBC_VDD192

303V_AUX_KBC_VDD193

303V_AUX_KBC_VDD194

303V_AUX_KBC_VDD195

303V_AUX_KBC_VDD196

303V_AUX_KBC_VDD197

303V_AUX_KBC_VDD198

303V_AUX_KBC_VDD199

303V_AUX_KBC_VDD200

303V_AUX_KBC_VDD201

303V_AUX_KBC_VDD202

303V_AUX_KBC_VDD203

303V_AUX_KBC_VDD204

303V_AUX_KBC_VDD205

303V_AUX_KBC_VDD206

303V_AUX_KBC_VDD207

303V_AUX_KBC_VDD208

303V_AUX_KBC_VDD209

303V_AUX_KBC_VDD210

303V_AUX_KBC_VDD211

303V_AUX_KBC_VDD212

303V_AUX_KBC_VDD213

303V_AUX_KBC_VDD214

303V_AUX_KBC_VDD215

303V_AUX_KBC_VDD216

303V_AUX_KBC_VDD217

303V_AUX_KBC_VDD218

303V_AUX_KBC_VDD219

303V_AUX_KBC_VDD220

303V_AUX_KBC_VDD221

303V_AUX_KBC_VDD222

303V_AUX_KBC_VDD223

303V_AUX_KBC_VDD224

303V_AUX_KBC_VDD225

303V_AUX_KBC_VDD226

303V_AUX_KBC_VDD227

303V_AUX_KBC_VDD228

303V_AUX_KBC_VDD229

303V_AUX_KBC_VDD230

303V_AUX_KBC_VDD231

303V_AUX_KBC_VDD232

303V_AUX_KBC_VDD233

Notes:
The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

11/16 Add R2776 for avoid kbc code error

11/ 17 DY D2705 to meet DN13 result

22 EC_SMI# <<< 1 D2705 3 ECSMI#_KBC

X 2 BAS16-6 GPP 83.00016.K11
2ND = 83.00016.EC1

22 EC_SMI# <<< 1 D2705 3 ECSMI#_KBC
ORD400_BAO

[illegible]

EC_GPIO47 High Active

PROCHOT_EC

2k7 R2732

10k R2733

100k R2734

3.3V

30k402-PAD

2N7002-2 GP

94.2N702.J51

2ND = 94.2N702.031

PROCHOT_EC

3.3V

30k402-PAD

<< <H_P

The diagram illustrates the EC GPIO expansion circuit. It features three 74VHC125 octal buffers (RN2701, RN2703, RN2705) powered by 3D3V_AUX_KBC and 3D3V_S0. The buffers are configured to expand the EC's GPIO signals. The inputs to the buffers are connected to the EC's BAT_SCL, BAT_SDA, AC_IN# KBC, BAT_IN#, SS_ENABLE, EC_ENABLE 1, and ECRSTR signals. The outputs of the buffers are connected to the fan tachometer (FAN_TACH1) and the ES1 RdD signal.

EC GPIO standard PH/PL

12/22 swap net for layout

12/6 swap net for layout

The image contains two circuit diagrams for the PSL output of a 2N7002K-2-GP MOSFET.


Left Diagram:

- Component:** 2N7002K-2-GP MOSFET (10mW).
- Configuration:** Common source.
- Connections:**
 - Pin 1 (G) is connected to a 10k resistor and the PSL output.
 - Pin 2 (D) is connected to the 303V_AUX_KBC.
 - Pin G (S) is connected to ground.
 - Pin D (R) is connected to the 303V_AUX_KBC.
- Labels:** DY, PSL, 10mW, 2N7002K-2-GP, 303V_AUX_KBC, 10k, 10mW, 2N7005, 2N7002K-2-GP, 84.2N702.J31, 2ND = 84.2N702.031.

Right Diagram:

- Component:** 2N7002K-2-GP MOSFET (10mW).
- Configuration:** Common source.
- Connections:**
 - Pin 1 (G) is connected to the 303V_AUX_KBC.
 - Pin 2 (D) is connected to the 303V_AUX_KBC.
 - Pin G (S) is connected to ground.
 - Pin D (R) is connected to the 303V_AUX_KBC.
- Labels:** PSL, 10mW, 2N7002K-2-GP, 303V_AUX_KBC, 10k, 10mW, 2N7005, 2N7002K-2-GP, 84.2N702.J31, 2ND = 84.2N702.031.

NOTES:
Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,E51_TXD.

<div> <div>  <div> <div>Wistron Corporation</div> <div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div> </div> </div>			
Title			
<div> <div>KBC NuvoTon NPCE795</div> </div>			
Size	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet	27 of 155


SSID = Thermal

Thermal sensor P2800

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND




12/14 dummy R2803, R2804 and C2805

Very Close to CPU1




Layout notice :
Both DNX and DXP routing 10 mil
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest



	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low(<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm

Fan controller P2793




Very close to CPU1



12/15 Remove 3rd source



12/13 change P2800 to ver B



VGA Thermal sensor P2800




X02-0311 Add R2816& R2817 to
option VGA_THRM
and DY the circuit

11/18 remove R2817, R2818, C2816
and NC U2804 OTZ pin

EMI/ESD


<Core Design>

SSID = AUDIO



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 30 of 105

Reserved

LAN CHIP

11/18 change L3101 to slime type

60 mils

40 mils

X02-0303 change 0R to short pad

```
X02-0311 add circuit to prevent leakage.
X02-0314 SWAP net
```

11/19 add R3131 for KBC code test

A00-0320

Change R3118 for LOM power sequence

x01-0211 add C3122 for soft-sart

```
main: 84.00102.031
2nd: 84.03403.031
```




11/29 change X3101 to 82.30020.D41
X01-0217 change C3102, C3103 to 15pF

DN15ATI Whistler

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Reserved			
Size A3	Document Number Enrico Caruso 14		Rev A00
Date:	Wednesday, April 13, 2011	Sheet 31 of 105	

SSID = SDIO



X02-0311 stuff TR3201 and change symbol to 68.00201.141

A00-0324 change TR6102 to TR3201

A00-0406 remove R3206, R3207 PAD



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5138

Size

Document Number

Enrico Caruso 14

Rev


Date: Wednesday, April 13, 2011

Sheet 32

105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14


Date: Wednesday, April 13, 2011

Rev
A00

Sheet 33 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 34 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011Sheet 35 of 105

SSID = Reset.Suspend

20101206 X02:
Add Q3603 for RTC power sequence.



ROSA Run Power



1.5V_RUN for VGA Consumption
Peak current 7.39A

+1.5V_RUN_CPU Consumption
Peak current 3A


+1.5V_RUN for Mini-Card Consumption
Peak current 1A

<Core Design>





Title		
Power Plane Enable		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 36 of 105	


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 f 200mV and the edge must be monotonic

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
S3 Reduction Circuit		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 37 of 105

DCin CONN




SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BATT CONN	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date:	Wednesday, April 13, 2011	Sheet	39	of 105

SSID = Charger

X01-0217 change PU4002, PU4003 to 84.04407.G37

EE need pull high and net name

0802 Rename H PROCHOT#

5,27,42 H_PROCHOT# <<-

PWR CHG CMPIN 82 300-0412 stuff PO

PR4029
54K9R2E-I-GP

316K

69

[illegible]

	G	S
1	1	1
2	1	1
3	1	1
4	1	1
5	1	1
6	1	1
7	1	1
8	1	1
9	1	1
10	1	1
11	1	1
12	1	1
13	1	1
14	1	1
15	1	1
16	1	1
17	1	1
18	1	1
19	1	1
20	1	1
21	1	1
22	1	1
23	1	1
24	1	1
25	1	1
26	1	1
27	1	1
28	1	1
29	1	1
30	1	1
31	1	1
32	1	1
33	1	1
34	1	1
35	1	1
36	1	1
37	1	1
38	1	1
39	1	1
40	1	1
41	1	1
42	1	1
43	1	1
44	1	1
45	1	1
46	1	1
47	1	1
48	1	1
49	1	1
50	1	1
51	1	1
52	1	1
53	1	1
54	1	1
55	1	1
56	1	1
57	1	1
58	1	1
59	1	1
60	1	1
61	1	1
62	1	1
63	1	1
64	1	1
65	1	1
66	1	1
67	1	1
68	1	1
69	1	1
70	1	1
71	1	1
72	1	1
73	1	1
74	1	1
75	1	1
76	1	1
77	1	1
78	1	1
79	1	1
80	1	1
81	1	1
82	1	1
83	1	1
84	1	1
85	1	1
86	1	1
87	1	1
88	1	1
89	1	1
90	1	1
91	1	1
92	1	1
93	1	1
94	1	1
95	1	1
96	1	1
97	1	1
98	1	1
99	1	1
100	1	1

AD_IA_HW 27

3531

2

A00-0412 Change PR4027 to 19.6K

— 12 —

	G	S
1	1	1
2	1	1
3	1	1
4	1	1
5	1	1
6	1	1
7	1	1
8	1	1
9	1	1
10	1	1
11	1	1
12	1	1
13	1	1
14	1	1
15	1	1
16	1	1
17	1	1
18	1	1
19	1	1
20	1	1
21	1	1
22	1	1
23	1	1
24	1	1
25	1	1
26	1	1
27	1	1
28	1	1
29	1	1
30	1	1
31	1	1
32	1	1
33	1	1
34	1	1
35	1	1
36	1	1
37	1	1
38	1	1
39	1	1
40	1	1
41	1	1
42	1	1
43	1	1
44	1	1
45	1	1
46	1	1
47	1	1
48	1	1
49	1	1
50	1	1
51	1	1
52	1	1
53	1	1
54	1	1
55	1	1
56	1	1
57	1	1
58	1	1
59	1	1
60	1	1
61	1	1
62	1	1
63	1	1
64	1	1
65	1	1
66	1	1
67	1	1
68	1	1
69	1	1
70	1	1
71	1	1
72	1	1
73	1	1
74	1	1
75	1	1
76	1	1
77	1	1
78	1	1
79	1	1
80	1	1
81	1	1
82	1	1
83	1	1
84	1	1
85	1	1
86	1	1
87	1	1
88	1	1
89	1	1
90	1	1
91	1	1
92	1	1
93	1	1
94	1	1
95	1	1
96	1	1
97	1	1
98	1	1
99	1	1
100	1	1

AD_IA_HW2 27

	Rosa
--	------

[illegible][illegible][illegible]

	65W	0	0
--	-----	---	---

	Don	F	S

5

EE need check pull high

PR4034 can dummy if you use external 10mW

X01-0127 DY PQ4007, PR4038, PR4039
for new version BO24707

Charger Current=1.4~3.6A

X01-0217 change PU4001, PU4004 to 84.04496.037

Add net name 11/10

Adapter Type	PR4023
65W	24K
90W	33.2K
130W	59K

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

11

CHARGER BQ24707

Size	
Custom	


Document Number **Enri**

Enrico Caruso 14

Date: Wednesday, April 13, 2011

Sheet 40 of 105

SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2U PCMC0637-2R2MN Cyntec 18mohm/20mohm Isat =10Arms 68.2R210.20B
 O/P cap: 330U6.3V M6.3*5.7 15mohm 3.16Arms Matsuki/77.53371.04L
 H/S: S15412DN / 24mohm/30mohm4.5Vgs/ 84.00412.037
 L/S: S17716ADN / 13.5mohm/16.5mohm4.5Vgs/ 84.07716.037

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50UH PCMC1047-1R5 Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 220U 6.3V PS1V0J227M 25mohm 2.236Arms NEC TOKIN/77.C2271.00L
 H/S, L/S: FDM3604S / 7.5mohm/9.8mohm4.5Vgs, 2.6mohm/3.2mohm4.5Vgs/ 84.03604.037

<Core Design>

```
SSID = CPU.Regulator
```



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1316+1314 CPU CORE(1/3)

Size

Document Number

Enrico Caruso 14


ev

Date: Wednesday, April 13, 2011

Sheet 42 of 105

5

X01-0217 change PR4202, PR4213, PR4230
PR4247 to 7.5K(F)



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VT1316+1314 CPU CORE(2/3)	
Size	Document Number	Rev		
A3		Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet	43	of 105


[illegible]

SSID = PWR.Plane.Regulator 1p5v0p75v




I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68uH PCMC104T-R68MN Cyntec 2.4mohm/2.7mohm /Isat =39Arms 68.R6810.20G
O/P cap: 220UV EEFC010D221R 15mOhm 2.7Arm/ Panasonic /Isr. 22719.20L
H/S/L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

APL5916 for VCCSA




SSID = VIDEO



SSID = Inverter


INVERTER POWER



SSID = VIDEO

LCD POWER

11/15 change LCDVDD source from S0 to S5




12/9 BOM merge

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD Connector			
Size A3	Document Number		Rev
Enrico Caruso 14		A0	
Date:	Wednesday, April 13, 2011		Sheet 49 of 105



SSID = VIDEO

```
11/3 Add RN5010 for CRT SMBus
X02-0303 change 0R to short pad
```




11/ 17 Add RN5012 for Smbus pull high

X01: change RN5012 from 0R to 2.2KR




AFTP501	1	5V CRT S0
AFTP502	1	DDC DATA CON
AFTP503	1	DDC CLK CON
AFTP504	1	CRT R
AFTP505	1	CRT G
AFTP506	1	CRT B
AFTP507	1	JVGA HS
AFTP508	1	JVGA VS

11/29 change CRT1 to 20.20927.015





5V Tolerance




Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



11/18 change Fuse for CRT and HDMI share




11/15 remove F5501 base on brazos result.

11/ 17 Remove R5001





Hsync & Vsync level shift



X00 9/23

X01-0208 change R5002, R5003 to 33R



CLOSE TO
TRANSFORMER




SSID = VIDEO

HDMI Level Shifter & CONNECTOR


HDMI CONN



A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



HDMI DISCRETE/ UMA Co-lay



11/18 change RN5117 BOM control property to HDMI

17_PCH_HDMI_CLK >>> RN5117 3


17_PCH_HDMI_DATA >>> 0R4P2R-PAD

X02-0303 change 0R to short pad

11/16 Del RN5112~5115 for no need to reserve for VGA

Routing Guidelines:


CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.



<Core Design>

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 52 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS_Switch

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 53 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 54 of 105

SSID = User.Interface


(Blanking)

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201





When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0



SATA Zero Power ODD

Current limit
Active High
typ => 2A

<Core Design>

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number

Enrico Caruso 14

Rev


A00

Date: Wednesday, April 13, 2011

Sheet 57 of 105

SSID = AUDIO

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002



12/7 Change to digital GND

X02-0315 Change MIC2 to 20.F1889.002

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER CONN

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011



Sheet 58 of 105

SSID = LOM



LAN TransFormer

Giga Main: 68.IH601.301
Giga 2nd: 68.05009.30A


10/100 Main: 68.HH035.301
10/100 Main: 68.01284.30A



0722 : change to gas tube




12/6 change resistor package.



11/25 modify to CRC circuit and divided resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



11/29 change RJ45 to 22.10277.D01



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
XFOM&RJ45
Size A3 Document Number
Enrico Caruso 14 Rev
A00
Date: Wednesday, April 13, 2011 Sheet 59 of 105

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH


11/18 Merge R6003, R6004, R6005 to RN6001

12/6_swap net for layout
X01-0211 swap CS#, WP# for layout

X01: modify CS#, WP#

21.27 SPI_CS0#_R
21.27 SPI_SO_R

11/18 reserve R6002 for WP# and change
change DO pin pull down to capacity




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25032.D01	SST	SST25VF032B-80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMW6F


Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch




SSID = RBATT




X02-0310 Del RTC AFTP to follow DV14 AMD

11/29 change RTC1 to 20.F1606.002



11/23 add RTC DET circuit







VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.

<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet: 60 of 105

SSID = USB



11/1 Stuff TR6101 for EMI




DN15ATI Whistler



USB Power SW		
Size	Document Number	Rev
	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 61 of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 62 of 105

Reserved

SSID = User.Interface


(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number		Rev
A3	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011		Sheet 63 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 64 of 105
---------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)




DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
MINICARD(WLAN)/ITP CONN
Size A3 Document Number
Enrico Caruso 14 Rev
A00
Date: Wednesday, April 13, 2011 Sheet 65 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 66 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011Sheet 67 of 105

Reserved


FRONT POWER LED




SATA HDD LED(White)




Battery LED2 (WHITE_LED)




Battery LED1 (AMBER_LED)




Wireless LED



Power button




SSID = KBC





11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector



X01-0216 exchange C6903& C6904

11/23 change TPAD1 to 20.K0320.004
X01-0208 change TPAD1 to 20.K0464.004
X01-0216 Modify pin define error


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Key Board/Touch Pad		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 69 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Hall Sensor

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 70 of 105




DN15ATI Whistler



Title			Debug connector	
Size	Document Number	Rev		
A3		Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011		Sheet	71	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 72 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14



Date: Wednesday, April 13, 2011

Rev
A00


Sheet 73 of 105

Reserved


SSID = SDIO



0810 Vendor Recommend



For EMI
11/18 Dummy EC7401, EC7403
11/20 vendor recommend to reserve 5P
X01-0216 stuff EC7401~EC7410 for EMI



For EMI

SSID = ExpressCard

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Express Card		
Size	Document Number				Rev
A3	Enrico Caruso 14				A00
Date: Wednesday, April 13, 2011			Sheet	75 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 76 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011Sheet 77 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 78 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A3

Document Number

Enrico Caruso 14

Rev


A00

Date: Wednesday, April 13, 2011

Sheet 79 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 80 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14


Date: Wednesday, April 13, 2011

Rev
A00

Sheet 81 of 105


Reserved

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
A00-0320 Change TR8201, TR8202 to 120ohm.
A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board



12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.

X02-0309 Del AFTP8201~8210

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A3

Document Number

Enrico Caruso 14



Rev

A00

Date: Wednesday, April 13, 2011

Sheet 82 of 105


SSID = VIDEO



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	x x x	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	x	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	x	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSNC		X	1




Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACO	H


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)


	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R



***This basic topology should be used for DRAM RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except R_MEM_2



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).

P/N: FUPJP

VGA1

MEMORY INTERFACE

MDA0 K27 DQA_0
MDA1 J29 DQA_1
MDA2 H30 DQA_2
MDA3 H32 DQA_3
MDA4 G29 DQA_4
MDA5 F28 DQA_5
MDA6 F30 DQA_6
MDA7 F30 DQA_7
MDA8 C30 DQA_8
MDA9 E27 DQA_9
MDA10 A28 DQA_10
MDA11 C28 DQA_11
MDA12 E27 DQA_12
MDA13 G26 DQA_13
MDA14 D26 DQA_14
MDA15 F25 DQA_15
MDA16 A25 DQA_16
MDA17 C25 DQA_17
MDA18 E25 DQA_18
MDA19 D24 DQA_19
MDA20 D24 DQA_20
MDA21 F23 DQA_21
MDA22 D22 DQA_22
MDA23 E21 DQA_23
MDA24 D20 DQA_24
MDA25 F19 DQA_25
MDA26 A19 DQA_26
MDA27 D18 DQA_27
MDA28 F17 DQA_28
MDA29 D17 DQA_29
MDA30 A17 DQA_30
MDA31 C17 DQA_31
MDA32 E17 DQA_32
MDA33 D16 DQA_33
MDA34 F15 DQA_34
MDA35 A15 DQA_35
MDA36 D14 DQA_36
MDA37 F13 DQA_37
MDA38 C13 DQA_38
MDA39 E11 DQA_39
MDA40 A11 DQA_40
MDA41 C11 DQA_41
MDA42 D10 DQA_42
MDA43 F11 DQA_43
MDA44 A9 DQA_44
MDA45 C9 DQA_45
MDA46 F9 DQA_46
MDA47 E7 DQA_47
MDA48 A7 DQA_48
MDA49 C7 DQA_49
MDA50 F7 DQA_50
MDA51 A5 DQA_51
MDA52 C5 DQA_52
MDA53 E5 DQA_53
MDA54 A4 DQA_54
MDA55 C4 DQA_55
MDA56 F4 DQA_56
MDA57 G6 DQA_57
MDA58 G1 DQA_58
MDA59 G3 DQA_59
MDA60 J6 DQA_60
MDA61 J3 DQA_61
MDA62 J3 DQA_62
MDA63 J5 DQA_63

MAA_0 J20 MAA_0
MAA_1 J20 MAA_1
MAA_2 H23 MAA_2
MAA_3 G24 MAA_3
MAA_4 G24 MAA_4
MAA_5 H24 MAA_5
MAA_6 J19 MAA_6
MAA_7 K19 MAA_7
MAA_8 J14 MAA_8
MAA_9 K14 MAA_9
MAA_10 J11 MAA_10
MAA_11 J13 MAA_11
MAA_12 H11 MAA_12
MAA_13 G20 MAA_13
MAA_14 B10 MAA_14
MAA_15 B11 MAA_15
MAA_16 G11 MAA_16
DMA_0 E32 DMA_0
DMA_1 A21 DMA_1
DMA_2 C21 DMA_2
DMA_3 E13 DMA_3
DMA_4 D12 DMA_4
DMA_5 E3 DMA_5
DMA_6 F4 DMA_6
DMA_7 F4 DMA_7
RDOSA_0 H28 RDOSA_0
RDOSA_1 C27 RDOSA_1
RDOSA_2 A23 RDOSA_2
RDOSA_3 E19 RDOSA_3
RDOSA_4 E15 RDOSA_4
RDOSA_5 D10 RDOSA_5
RDOSA_6 D6 RDOSA_6
RDOSA_7 G5 RDOSA_7
WDOSA_0 H27 WDOSA_0
WDOSA_1 A27 WDOSA_1
WDOSA_2 C23 WDOSA_2
WDOSA_3 C19 WDOSA_3
WDOSA_4 C15 WDOSA_4
WDOSA_5 E9 WDOSA_5
WDOSA_6 C5 WDOSA_6
WDOSA_7 H4 WDOSA_7
ODTA0 K16 ODTA0
ODTA1 K16 ODTA1
CLKA0 H26 CLKA0
CLKA0# H25 CLKA0#
G8 CLKA1
H9 CLKA1#
G22 RASA0#
G17 RASA1#
G19 CASA0#
G16 CASA1#
H22 CSA0#_0
J22 CSA0#_1
G13 CSA1#_0
K13 CSA1#_1
K20 CKEA0
J17 CKEA1
G25 WEA0#
H10 WEA1#
AB16 PX_EN_R
R8440 2 0R0402-PAD
R8441 10KR2J-3-GP






2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15AT1 Whistler



















MEMORY ID Table	
DVDPDATA[3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-BC11 (900MHz) 128M*16
0011	DDR3 Rynix-H5TQ2G63BFR-11C (900MHz) 128M*16

DVDPDATA[0:3] Default: Pull down

For Seymour,
DPC_PVDD is DPC_VDD18 2010/06/11
DPC_PVSS and all DPC_VSSR are DP_VSSR




SSID = VIDEO



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.


GPU DP/LVDS/CRT/GPIO(3/5)
Document Number
Enrico Caruso 14
Date: Wednesdays, April 15, 2011
Sheet: 82 of 188

SSID = VIDEO




2010/06/17_1

2010/07/08




12/16 dummy U8605 and stuff R8601 to follow standard schematic.




PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE


<Core Design>




SSID = VIDEO






SSID = VIDEO



SSID = VIDEO




X01-0211 change VRAM symbol for layout (larger package)



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 90 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)


Size
A3

Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011

Sheet 91 of 105




3D3V_S0 to 3D3V_VGA_S0 Transfer

Change DUMMY Reference Name to PX_BACO




dGPU mode	DGPU_PWR_EN#
IGPU	H
IGPU with BACO	L




1D8V_VGA_S0


AO4468, SO-8
Id=77A, Qg=9-12nC
Rds(on)=17.4-22m ohm



1D8V_VGA_S0_PG



Discharge Circuit




1D5V_VGA_S0

change low Rds(on) MOSFET


AO4468, SO-8
Id=7A, Qg=9-12nC
Rds(on)=17.4-22m ohm

1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence




Discharge Circuit



G9731 for 1V_VGA_S0

Park Madison Does Not Support BACO, So follow Old Sequence


Seymour Whistler Robson Support BACO, So Change Sequence




1V_VGA_S0
Design current = 2.445A

$$V_{out} = 0.8V * (R1 + R2) / R2 = 1.0036V$$

$$V_o (cal.) = 1.0036V$$




Discharge Circuit



<Core Design>

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 94 of 105

(Blanking)

DN15AT1 Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

Enrico Caruso 14

Rev

A00


Date: Wednesday, April 13, 2011

Sheet 95 of 105

SSID = SDIO

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


TOUCH PANEL

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2



SSID = Mechanical

12/17 add SPR1 for EMI
12/21 change SPR1 to 34.4B312.002
12/22 change SPR1 to 34.39S07.003






X01-0211 change SPR2, SPR3 to 34.4B312.002

X01-0210 add SPR3

For CPU BRACKET

VGA Stand-Off


PCH Stand-Off



A00-0412 dummy H12, H13 for remove PCH Heatsink

A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2




12/15 Stuff EC9727

12/17 Add EC9741

12/6 Add EMI capacitities

12/20 change EMI caps to 0402 package




<Core Design>

(AC mode)

(DC mode)

ECON STATUS



Timing diagram for PCH GPIO54 output. The diagram shows the relationship between various signals and their timing constraints:

- DGPU_PWR_EN (Discrete only)**: Active low signal.
- 3D3V_VGA_S0 (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- S2/S3_EN/DEM_VGA (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- VGA_CORE (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- 1V_VGA_S0 (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- 90M_PG00D_1V (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- 1D5V_VGA_S0 (Discrete only)**: Signal level above $VT357\ V_{IH}$.
- DGPU_FWRCOK (Discrete only)**: Active low signal.
- 1D5V_VGA_S0 (Discrete only)**: Signal level above $VT357\ V_{IH}$.

Timing constraints are indicated by arrows and labels:

- $T_d > 0ms$ (multiple occurrences)
- $T_d < 20ms$

«Core Design»


DELL **Wistron Corporation**
 21F, 8th Sec. 1, Hsiao Tei Villa Rd., Hsuehlin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title _____

Power Sequence


Size A1	Document Number Enrico Caruso 14	Rev A00
Date Wednesday, April 13, 2011	Drawn by	of 105

Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13

DN15ATI Whistler



Power Shape

Regulator

LDO

Switch

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Enrico Caruso 14


Rev

A00



Date: Wednesday, April 13, 2011

Sheet 100 of 105


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram




Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 103 of 105

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 0R to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3Document Number Enrico Caruso 14Rev A00

Date: Wednesday, April 13, 2011Sheet 104 of 105

