

PROJECT NAME : CAL51/CLA61/CAL71
PCB NO :

Dell / Compal Confidential

Schematic Document


AMD Raven
AMD R17M-M2-50 (23 X 23mm)+GDDR5 x4

2017-11-09 Rev: 1.00 (A00)


@ : Un-pop Component
R5_PC@/R7_PC@/R3_PC/R5_PR@/R7_PR@/R5_PR_R3@/R7_PR_R3@:APU PN
45@: HDMI LOGO
PCB@/: MB part number
4G_S@/4G_M@/4G_H@/2G_H@/2G_M@/2G_S:
VRAM Strap Pin:
Vram 2G:S2G_R3@ / H2G_R3@ /M2G_R3@
Vram 4G:S4G_R3@ / H4G_R3@ /M4G_R3@
DIS@: GPU only
M50_R3@:GPU R3 PN
UMA@/:UMA only
TI@/PARADE@/NRDSA@ : SATA
3234@ :Audio
EMI@/ESD@/RF@ : EMI, ESD ,RF Component
@EMI@/@ESD@/@RF@ : EMI, ESD,RF unpop
KBBL@:for KB backlight use
PTP@/NPTP@/TP_WAKE@:Touch pad
TYPEC@/NOTYPEC@:TYPEC

Typc@EMI@/Tyepc@ESD@: EMI/ESD typc component
CRT@:D-sub TPM@:TPM FFS@:free fall sensor
HDT@ /Debug use
MODS@:modernd standby

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. ANYTIME THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Cover Page
				Rev#	LA-F121P
				Date	Tuesday, November 18, 2017
				Sheet	1 of 81



2017/02/03



Board ID Table for AD channel

Vcc	3.3V +/- 1%					
Ra	100K +/- 1%					
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3	
0	0	0.000V	0.000V	0.300V	0x00	0x13
1	12K +/- 1%	0.347V	0.354V	0.360V	0x14	0x1E
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1F	0x25
3	20K +/- 1%	0.541V	0.550V	0.559V	0x26	0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31	0x3A
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3B	0x45
6	43K +/- 1%	0.978V	0.992V	1.006V	0x46	0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55	0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65	0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77	0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88	0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97	0xA4
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA5	0xAF
13	240K +/- 1%	2.316V	2.329V	2.343V	0xB0	0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8	0xBF
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC0	0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA	0xD4
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD5	0xDD
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDE	0xFF
19	NC	3.000V	3.300V	3.300V	0xF1	0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	DIMM	Thermal Sensor	FFS	CRT
EC_SMB_CK1 EC_SMB_DA1	KB9022Q	V	V				
EC_SMB_CR2 EC_SMB_DA2	KB9022Q				V		
EC_I2C_TPCLK EC_I2C_TPDAT	KB9022Q						
APU_SCLK0 APU_SDATA0	APU			V		V	V
APU_SCLK1 APU_SDATA1	APU						
APU_SIC APU_SID	APU				V		

CLOCK SIGNAL	
CLKOUT_PCIE0	dGPU
CLKOUT_PCIE1	10/100 LAN(GIGA RESERVE)
CLKOUT_PCIE2	NGFF Card (WLAN)
CLKOUT_PCIE3	NVME SSD


BOARD ID Table


Board ID	
0	Raven EVT UMA
1	Raven EVT DIS
2	Raven DVT1 UMA
3	Raven DVT1 DIS
4	Raven DVT2 UMA
5	Raven DVT2 DIS
6	Raven Pilot UMA
7	Raven Pilot DIS
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	

PCI EXPRESS(GFX)	
Lane 1	PEG (AMD)M2-50
Lane 2	PEG (AMD)M2-50
Lane 3	PEG (AMD)M2-50
Lane 4	PEG (AMD)M2-50
Lane 5	RV2 NA
Lane 6	RV2 NA
Lane 7	RV2 NA
Lane 8	RV2 NA

RV2 NA	USB3.0	
	0_Port0	TYPE C
	0_Port1	USB3 connector 1
	0_Port2	USB3 connector 2
	0_Port3	progaming DP signal
	1_Port0	
	1_Port1	
	USB2.0	
	0_Port0	TYPE C
	0_Port1	USB connector 1
ULT	0_Port2	USB connector 2
	0_Port3	Camera
	1_Port0	USB connector 1(D/B)
	1_Port1	USB HUB
	PCI EXPRESS(GPP)	
	Lane 1	NVME SSD
	Lane 2	NVME SSD
	Lane 3	NVME SSD
	Lane 4	NVME SSD
	Lane 5	10/100 LAN(GIGA RESERVE)
RV2 NA	Lane 6	NGFF Card (WLAN)
	Lane 7	use sata interface
	Lane 8	use sata interface
	SATA	
	SATA0	HDD
	SATA1	ODD

Symbol Note :

 : means Digital Ground

 : means Analog Ground


Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+SDC_IN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT++	Battery power supply	N/A	N/A	N/A
+19VB	AC or DC for power circuit	N/A	N/A	N/A
+APU_VDDCORE	Core voltage for APU	ON	OFF	OFF
+APU_VDDSOC	VDDSOC voltage for APU	ON	OFF	OFF
+3VALW_APU	3V always for APU	ON	ON	ON*
+0.8VALW_APU	0.8V always for APU	ON	ON	ON*
+1.8V_ALW_APU	1.8V always for APU	ON	ON	ON*
+0.8VS	0.8V sustain for APU	ON	OFF	OFF
+VGA_CORE	VGA core power rail for GPU	ON	OFF	OFF
+1.35V_MEM_GFX	+1.35VS power rail for GPU and VRAM	ON	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF
+0.95VSDGPU	0.95V power rail for GPU	ON	OFF	OFF
+3.3V_VDD_PIC	3.3V power rail for PD chip	ON	OFF	ON*
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VS	System +3VS power rail	ON	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1.2V_DDR	DDR4/L-RS +1.2V power rail	ON	ON	OFF
+2.5V_MEM	DDR4/L-RS +2.5V power rail	ON	ON	OFF
+1.8VS	System +1.8VS power rail	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/07	Deciphered Date	2017/01/07	Rev	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	LA-F121P	Rev 0.30009
				Date:	Thursday, November 09, 2017	Sheet 4 of 81


SMBus Block Diagram



DELL CONFIDENTIAL/PROPRIETARY



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, INCLUDING THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Main Func = CPU




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		File	
2016/01/07		2017/01/07		FPA PCIe/UMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document	Number		Rev	
Date		LA-F121P		0.3(00)	
Thursday, November 09, 2017		Sheet		6 of 61	


Main Func = CPU



EVENT# pull high



Main Func = CPU



Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	File	FP4 DISP/MISC/HDT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-F121P
				Date	Thursday, November 09, 2017
				Sheet	8 of 61

3V5

10K, 0402, 5%, 1

2


2

4

DEVSLP0_HIO


ESD_DEVSLP0

DATA_A00




Security Classification		Control Secret Data		Control Electronics, Inc.	
Issued Date	2/16/2017	Declassified Date	2/17/2017	Title	FP4 GPIO/AZ/MSC/STRAPS
THE BEST OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF CONTROL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THE USER OF THIS DRAWING AGREES TO HOLD CONTROL ELECTRONICS, INC. AND ITS CUSTOMERS AND SUPPLIERS HARMLESS FROM AND INDEMNIFY CONTROL ELECTRONICS, INC. AGAINST ALL DAMAGES, LOSSES AND EXPENSES, INCLUDING ATTORNEY'S FEES, THAT MAY BE INCURRED BY OR INCURRED BY ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF CONTROL ELECTRONICS, INC.				Doc#	REV
				Doc#	031
Title LA-F21P				Rev	031
Date Thursday, December 14, 2017				Sheet	9 of 11



Main Func = CPU






Main Func = CPU




All BU(on bottom side under SOC)




All BU(on bottom side under SOC)




SHORT




FOR ~~DEBUG~~ ONLY




BO BU BO BU BO BU



BO B



RTC (gen 9)reset circuit




Need OPEN
for Clear CMOS





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	File
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NOR IS THE INFORMATION TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			FP4 PWR	
			Size	Document Number
			Custom	LA-F121P
			Date:	Thursday, November 02, 2017 11:01 AM

<Address: 000>





Security Classification		Compul Secret Data		Compul Electronics, Inc.		
Issued Date	2016/01/07	Deciphered Date	2017/01/07	Y/n		
<p>This sheet of ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION IN WRITING FROM COMPUL ELECTRONICS, INC. WITHOUT PERMISSION IN WRITING FROM COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>				Docu	Number	Rev
					6390	
				LA-F121P		
Date:				Thursday, November 03, 2017	Sheet	13 of 61







Main Func = DIMM2





Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		File	
2016/01/07		2017/01/07		DDR4 SODIMM-II Socket	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY BE REPRODUCED FROM THE CUSTOMER OR SUPPLIER'S DRAWING OR FROM ANY OTHER SOURCE WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET OR ANY INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Rev. 9/30/07	
<p>DATE: Thursday, November 08, 2017</p>				Sheet 14 of 61	




Main Func = LCD






Webcam PWR CTRL





* Touch Screen Panel



for modern standby











Place close to JEDP



Part Number	Description
RC00000022M	HDMI W/Logo:RC00000022M


Main Func = Audio





Place on the moat between GND & GNDA

Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.			Audio Codec ALIC3234	
Doc Number	LA-F121P	Rev	0.3	
Date	Thursday, November 09, 2017	Sheet	18	of 61


+LAN_VDD33 rising time(10%~90%) : >0.5ms and <100ms




LAN power Noise +LAN_VDD33 < 200mV Vpeak to Vpeak.
LAN power Noise +LAN_VDD10 < 100mV Vpeak to Vpeak.






Reserve 10K pull LAN_IO



XTAL




Place CL2 to TCT pin




Main Func = WLAN

CHANGE WLAN NET NAME @2/23


NGFF WL Con (A Key)



+3VS TO +3VS_WLAN_NGFF



Prevent Backdriver from +3VS_WLAN_NGFF to +3VS




High Active

for modern standby

Security Classification	Compal Secret Data	
Issued Date	2016/01/07	Deciphered Date
		2017/01/07
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Compal Electronics, Inc.	
NGFF WLAN	
Size	Document Number
	LA-FI21P
Date:	Thursday, November 09, 2017
Sheet	20 of 61

Main Func = Audio Jack





Layout Note:
Close to UA1

Universal Jack
(Global Headset Jack + mic phone in + line in support)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2016/01/07		2017/01/07		JACK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF TAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	03/002
Date: Thursday, November 09, 2017		Sheet		21 of 61	


Main Func = HDD




+5V_HDD Source
60 mils

SHORT

Main Func = FFS




Main Func = ODD




ODD Power Control

60 mils
need short 11/30


SATA ODD Connector (FFC Type)




Main Func = Touch Pad




Main Func = FAN Control




Main Func = KBBL



Main Func = KB




Main Func = IO Connector



I/O Board Connector




CardReader
USB2.0 DB




Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	IO-DB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.30
Sheet	26	of	61	Date: Thursday, November 09, 2017	

Main Func = DC Interface








+5VS and +3VS switch



+3VS to +3VGS
+1.8V_ALW to +1.8VGS





Main Func = KBC




Security Classification	Compul Secret Data		Title	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	EC ENE-KB9012A4/KB90220C
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OF COMPUL ELECTRONICS, INC. NEITHER THE SHEET NOR ITS CONTENTS OR ANY INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Rev 0.3	
Date: 2016/01/07 10:50:10 User: 2016/01/07 10:50:10 File: 2016/01/07 10:50:10			Rev 0.3	

Main Func = Thermal Sensor





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2016/01/07	Deciphered Date	2017/01/07	Title		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					Thermal Sensor		
					Size	Document Number	Rev
						LA-F121P	0.3/009
					Date:	Thursday, November 09, 2017	Sheet

Main Func = POWER BTN




Power button




Pop only before MP

ON/OFF switch


TOP Side




BOT Side



Main Func = LED



SATA HDD LED
LOW active from PCH GPIO



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	Title	LED/PWR-DB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLIMENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Thursday, November 09, 2017		
	LA-F121P	0.3/009	Sheet	29	of 61

Main Func = Screw Hole

ZZZ

Part Number	Description
DAZ21000100	PCB CAL51 LA-F121P LS-F114PF121PF122P

PCB_R1@

ZZZ2

Part Number	Description
DAZ21000102	PCB CAL51 LA-F121P LS-F114PF121PF122P TRPOD A311

PCB_R3T@

ZZZ1

Part Number	Description
DAZ21000101	PCB CAL51 LA-F121P LS-F114PF121PF122P GOLD A311



PCB_R3G@


ZZZ3

Part Number	Description
DAZ21000104	PCB CAL51 LA-F121P LS-F114PF121PF122P T-MAG A311

PCB_R3H@



Screw hole/FD






Parameter	Min(V)	Mux(V)	Current (A)
VDDD	3V	5.5V	30mA
VDDIO	1.71V	5.5V	
V5V_P1	4.85V	5.5V	500mA
V5V_P2	4.85V	5.5V	500mA
CC1	3.3V	5V	10mil
CC2	3.3V	5V	10mil

Note:Cypress 4125



```
Loki AMD
CCG4 ID1: 4* VDD/8
CCG4 ID2: 0
```




Voltages for various platform on "CCG4_ID_1" pin and "CCG4_ID_2" pin

#	Platform	Voltage on CC64_ID_1	Voltage on CC64_ID_2
1	Single Port - Intel - DDM support - Amarni 13" & 14"	L0	L7
2	Single Port - Intel - DDM support - Kylenore	L0	L6
3	Single Port - Intel - DDM support - Miyake	L0	L5
4	Single Port - Intel - DDM support - Loki 13"	L0	L4
5	Single Port - Intel - DDM support - Loki 15" & 17" (Motherboard is same)	L0	L3
6	Single Port - Intel - DDM support - StartLoad IBL - R	L0	L2
7	Single Port - AMD - DDM not supported - Loki 15" & 17" (Motherboard is same)	L4	L0



Voltage level	Voltage value
L0	0V
L1	3.3V/8
L2	2 * 3.3V/8
L3	3 * 3.3V/8
L4	4 * 3.3V/8
L5	5 * 3.3V/8
L6	6 * 3.3V/8
L7	7 * 3.3V/8

Main Func = USB2 Mux





Close to JUSBC1 <500mil



S	OE#	OUT PUT
Low	Low	1D+/1D-
High	Low	2D+/2D-



5V@3A




change Footprint 06/19





Type-C 5V Provide Path Control

Main Func = TYPEC Re-driver




Security Classification	Compul Secret Data		Title	<i>Compul Electronics, Inc.</i>	
Issued Date	2014/06/19	Declassified Date	2018/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE CURRENT POSSESSOR OF THIS DOCUMENT OR REPRODUCED OR DISCLOSED BY ANY PERSON WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. ANY USE OR DISCLOSURE BY ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.					
Size Copies	Document Number	Date	Revision	By	Rev
	A-FL21P2	Therday/Tuesday, 05/20/2017	1/Sheet	VS	0.3/0.1

Main Func = SSD




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date 2014/05/19		Deciphered Date 2015/12/31		Title SSD	
This sheet of INGENIERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NO PART OF THIS DOCUMENT IS TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc ID LA-F121P	Rev 03/002
				Date Thursday, Nov 8, 2017	Sheet 34 of 61

Main Func = USB HUB





Finger Printer



Security Classification	Compul Secret Data		Title	Compul Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Size	Document, Manual, Drawing, etc.	Rev
			Code	LA-F121P	0.3/0
			Date	Thursday, June 09, 2017	Sheet 30 of 61

CRT





[N] PEG_ATX_GRX_P0_3] PEG_ATX_GRX_P0_3]
 [N] PEG_ATX_GRX_N0_3] PEG_ATX_GRX_N0_3]
 [N] PEG_ARX_GTX_P0_3] PEG_ARX_GTX_P0_3]
 [N] PEG_ARX_GTX_N0_3] PEG_ARX_GTX_N0_3]



No Use GPU Display Port output

GPU R3

R17M-M2-50

UVI1
 SA000081W1L
 M2_50_R30
 S IC 216-089004 AD R17M-M2-50 WESTON XT BGA 631P GPU A31 !

UVI1
 SA000081W1L
 M2_50P
 S IC 216-089004 AD R17M-M2-50 WESTON XT BGA 631P GPU OFD



21606000 AD PCB0A031

CLOCK

POE_REFCLKP

POE_REFCLKN

TEST_PG

PERSTB

21606000 AD PCB0A031

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX


POE_CALR_TX

POE_CALR_RX

POE_CALR_TX

POE_CALR_RX


Security Classification		Compel Secret Data		Title	Rev
Issued Date	2016/01/07	Deciphered Date	2017/01/07		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPEL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.				M30/M70_PCIE/DP	Rev
1A-F121P				Date	Sheet



+0.95VSDGPU		10uF	1uF	0.1uF
PCIE_VDDC	2A	2	7	0
BIF_VDDC	0.8A	1	2	0
SPLL_VDDC	100mA	1	1	1

+1.8VGS		10uF	1uF	0.1uF	0.01uF
PCIE_PVDD	100mA	1	1	1	1
MPLL_PVDD	90mA	1	1	1	0
SPLL_PVDD	75mA	1	1	1	0
VDD_CT	13mA	1	1	1	0
+DP_VDDR	40mA	1(Ⓢ)	1(Ⓢ)	1(Ⓢ)	0
+DP_VDDC		1(Ⓢ)	1(Ⓢ)	1(Ⓢ)	0

+3VGS	10uF	1uF	0.1uF
VDDR3 25mA	1	3	0





Security Classification		Compul Secret Data		Title	
Issued Date	2016/01/07	Deciphered Date	2017/01/07	M30/M70 Power	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&ID WITHOUT THE APPROVAL AND SIGNATURE OF A MANAGER OF COMPAL ELECTRONICS, INC. INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Rev 1.3/3	
Rev	1.3/3	LA-F12P1			
File	Number	Number	Size	Unit	Unit


[43.44] M_DA[8:3].G

[43] MD_MA[8].G


[44] MT_MA[8].G




Place close to GPU (within 25mm) and place component within (5mm) close to each other



M_DA0	K27	MD_MA0	K17
M_DA1	K28	MD_MA1	K18
M_DA2	K29	MD_MA2	K19
M_DA3	K30	MD_MA3	K20
M_DA4	K31	MD_MA4	K21
M_DA5	K32	MD_MA5	K22
M_DA6	K33	MD_MA6	K23
M_DA7	K34	MD_MA7	K24
M_DA8	K35	MD_MA8	K25
M_DA9	K36	MD_MA9	K26
M_DA10	K37	MD_MA10	K27
M_DA11	K38	MD_MA11	K28
M_DA12	K39	MD_MA12	K29
M_DA13	K40	MD_MA13	K30
M_DA14	K41	MD_MA14	K31
M_DA15	K42	MD_MA15	K32
M_DA16	K43	MD_MA16	K33
M_DA17	K44	MD_MA17	K34
M_DA18	K45	MD_MA18	K35
M_DA19	K46	MD_MA19	K36
M_DA20	K47	MD_MA20	K37
M_DA21	K48	MD_MA21	K38
M_DA22	K49	MD_MA22	K39
M_DA23	K50	MD_MA23	K40
M_DA24	K51	MD_MA24	K41
M_DA25	K52	MD_MA25	K42
M_DA26	K53	MD_MA26	K43
M_DA27	K54	MD_MA27	K44
M_DA28	K55	MD_MA28	K45
M_DA29	K56	MD_MA29	K46
M_DA30	K57	MD_MA30	K47
M_DA31	K58	MD_MA31	K48
M_DA32	K59	MD_MA32	K49
M_DA33	K60	MD_MA33	K50
M_DA34	K61	MD_MA34	K51
M_DA35	K62	MD_MA35	K52
M_DA36	K63	MD_MA36	K53
M_DA37	K64	MD_MA37	K54
M_DA38	K65	MD_MA38	K55
M_DA39	K66	MD_MA39	K56
M_DA40	K67	MD_MA40	K57
M_DA41	K68	MD_MA41	K58
M_DA42	K69	MD_MA42	K59
M_DA43	K70	MD_MA43	K60
M_DA44	K71	MD_MA44	K61
M_DA45	K72	MD_MA45	K62
M_DA46	K73	MD_MA46	K63
M_DA47	K74	MD_MA47	K64
M_DA48	K75	MD_MA48	K65
M_DA49	K76	MD_MA49	K66
M_DA50	K77	MD_MA50	K67
M_DA51	K78	MD_MA51	K68
M_DA52	K79	MD_MA52	K69
M_DA53	K80	MD_MA53	K70
M_DA54	K81	MD_MA54	K71
M_DA55	K82	MD_MA55	K72
M_DA56	K83	MD_MA56	K73
M_DA57	K84	MD_MA57	K74
M_DA58	K85	MD_MA58	K75
M_DA59	K86	MD_MA59	K76
M_DA60	K87	MD_MA60	K77
M_DA61	K88	MD_MA61	K78
M_DA62	K89	MD_MA62	K79
M_DA63	K90	MD_MA63	K80
M_DA64	K91	MD_MA64	K81
M_DA65	K92	MD_MA65	K82
M_DA66	K93	MD_MA66	K83
M_DA67	K94	MD_MA67	K84
M_DA68	K95	MD_MA68	K85
M_DA69	K96	MD_MA69	K86
M_DA70	K97	MD_MA70	K87
M_DA71	K98	MD_MA71	K88
M_DA72	K99	MD_MA72	K89
M_DA73	K100	MD_MA73	K90
M_DA74	K101	MD_MA74	K91
M_DA75	K102	MD_MA75	K92
M_DA76	K103	MD_MA76	K93
M_DA77	K104	MD_MA77	K94
M_DA78	K105	MD_MA78	K95
M_DA79	K106	MD_MA79	K96
M_DA80	K107	MD_MA80	K97
M_DA81	K108	MD_MA81	K98
M_DA82	K109	MD_MA82	K99
M_DA83	K110	MD_MA83	K100
M_DA84	K111	MD_MA84	K101
M_DA85	K112	MD_MA85	K102
M_DA86	K113	MD_MA86	K103
M_DA87	K114	MD_MA87	K104
M_DA88	K115	MD_MA88	K105
M_DA89	K116	MD_MA89	K106
M_DA90	K117	MD_MA90	K107
M_DA91	K118	MD_MA91	K108
M_DA92	K119	MD_MA92	K109
M_DA93	K120	MD_MA93	K110
M_DA94	K121	MD_MA94	K111
M_DA95	K122	MD_MA95	K112
M_DA96	K123	MD_MA96	K113
M_DA97	K124	MD_MA97	K114
M_DA98	K125	MD_MA98	K115
M_DA99	K126	MD_MA99	K116
M_DA100	K127	MD_MA100	K117



clamshell configuration



Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s
2. It is recommended that the 3.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slow rate requirement (such as 7.50 mV/ μ s).
5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.






Table 3-21 Resistor Divider Lookup T


R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

For AMD R17M-M2-S0 VRAM Only 2GB					
Memory ID	R3 P/N	Vendor	Configuration	Size	
000	SA00009T1T1L	SAMSUNG	S IC D5 128M32 K4G41325FE-HC28 FBGA A31!	2GB	
110	SA00008HQ1L	Hynix	S IC D5 128M32/3G H5GC4H24AJR-ROC A31!	2GB	
111	SA00009E31L	Micron	S IC D5 128M32 EDW4032BAGB-70-F R A31!	2GB	

4GB					
Memory ID	R3 P/N	Vendor	Configuration	Size	
000	SA000092D1L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31!	4GB	
110	SA00009U11L	Hynix	S IC D5 256M32 H5GC8H24MJR-ROC BGA A31!	4GB	
111	SA00009T1V1L	Micron	S IC D5 256M32 MTS1J256M32HF-70-A A31!	4GB	


Main Func = DCIN/BATT CONN



Security Classification	Compul Secret Data		Title	
Issued Date	2015/03/23	Declassified Date	2014/12/15	
THIS SHEET OF INGERERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE SHEET IS LOANED TO YOU BY THE TRANSFER OF THE SECURITY OF THE INFORMATION OF COMPAUL ELECTRONICS, INC. TO THE U.S. DEPARTMENT ENERGY AS AUTHORIZED BY COMPAUL ELECTRONICS, INC. NEITHER COMPAUL NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT YOUR WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.			<i>Compul Electronics, Inc.</i> <i>PWR DCIN/BATT CONN/OTV</i>	
Size	Document Number	Date	Thursday, November 09, 2017	Sheet 46 of 58
				Rev X00


Main Func = Type-C PD Selector

DCIN AC Detector



Security Classification	Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE CONFIDENTIAL DOWNSIDE OF THIS SHEET TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PWR Type-C PD Selector	
Size	Document	Number	Rev	Rev

Main Func = CHARGER




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/03/23	Declassified Date	2014/12/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR CHARGER		
Size		Document	Number	Rev		

Main Func = 3.3VALWP/5VALWP



Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2014/2/11	Deciphered Date	2014/2/11	PWR 3.3VALWP/5VALWP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT A WRITTEN REQUEST TO COMPUL ELECTRONICS, INC. NO INFORMATION ON THIS SHEET MAY BE DISCLOSED OR CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size	Document Number	Rev 0 (2000)
				Date	Thursday, November 01, 2017	JSout 08 of 56

Main Func = +1.2V_DDR/+0.6V_DDR_VTT





Main Func = +VDDP_ALWP


The current limit is set to 4A, 6A or 8A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin3)
4A	Pull low
6A	Floating
8A	Pull high

+VDDP_ALWP
TDC 4 A
Peak Current 5 A
OCP Current 6 A Fix by IC
TYP MAX
Choke DCR 11.0mohm , 12.0mohm




Main Func = +1.8VALWP / +2.5VP




+2.5V
TDC 0.45 A
Peak Current 0.57 A

Security Classification	Compul Secret Data		This	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	
THE SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET AND INFORMATION THEREON ARE TO BE TRANSMITTED TO ANY OTHER PARTY ONLY BY THE AUTHORITY OF COMPAUL ELECTRONICS, INC. AUTHORIZED BY COMPAUL ELECTRONICS, INC. WITHIN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.			Size C	Document Number
			Date:	Thursday, November 08, 2017
			Sheet	52 of 59
			Rev	X00


Main Func = APU/ VGA / APU_SOC MLCC



Total APU_VDDCORE Output Capacitor:
 3 X 470uF_D2
 12 X 22uF_0603 + 16 X 22uF_0603(EE side)
 1 X 180P_0402==> EE side





Total APU_VDDSOC Output Capacitor:
 2 X 470uF_D2
 7X 22uF_0603 + 7 X 22uF_0603(EE side)
 1 X 1uF_402==> EE side
 1 X 180P_0402==> EE side



For VGACORE

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/11/05		Deciphered Date		2014/12/15		Title		PWR APU&VGA & NB MLCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		New		Date: Thursday, November 06, 2017		Sheet 54 of 59	

Main Func = VGA CORE




VGA_CORE (M2-50)
TDC 40A
Peak Current 60A
OCP current 72A
FSW=300kHz


Main Func = +1.35VG PUP

OCp scetting	ILMT(pin3)
4A	Pull low
6A	Floating
8A	Pull high

+1.35VGPUP
TDC 4.3 A
Peak Current 5.3 A
OCP Current 8 A Fix by IC
Choke DCR TYP MAX
11.0mohm , 12.0mohm




Main Func = +0.95VSDGPUP



+0.95VSDGPU
TDC 1.4 A
Peak Current 2 A

Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR +0.95VSDGPU	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev A00
				Date: Thursday, November 05, 2017	Sheet 57 of 59

Power block



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P46	PWR	20170704	COMPAL	EMI test result for change capacity	change PC2,PC4 from 0.1u to 2200p	0.2 (X01)
2	P55	PWR	20170704	COMPAL	Request by EE for adjust DGPU sequence	change PRV15 from 0 to 10K and add PCV37 0.22u	0.2 (X01)
3	P48	PWR	20170704	COMPAL	support FTRD 1.6 and LPS from EC request	change PRV15 from 0 to 10K and add PCV37 0.22u	0.2 (X01)
4	P47	PWR	20170704	COMPAL	add fast close MOS	pop PQS06, PQS07, PQS13, PRS10, PRS15, PRS18, PRS36, PRS37, PRS38, PRS40, PRS41	0.2 (X01)
5	P46	PWR	20170710	COMPAL	for LPS SW solution	add PQ20	0.2 (X01)
6	P51	PWR	20170717	COMPAL	adjust output to 0.9V by EE request	change PRH08 from 10.7K to 15.8K	0.2 (X01)
7	P46	PWR	20170917	COMPAL	follow Intel design	pop PR53 and unpop PR51	0.3 (X02)
8	P46	PWR	20170917	COMPAL	follow Intel design	unpop PC23, PQS11, PRS30, PCS20 add PR100 1M	0.3 (X02)
9	P54	PWR	20170918	COMPAL	for PSI_Dynamic test with AMD validation	pop PCA106, PCA107	0.3 (X02)
10	P48	PWR	20170918	COMPAL	follow Intel design	unpop PCB46	0.3 (X02)
11	P51	PWR	20170918	COMPAL	for VDDF_Static test with AMD validation	change PRH08 from 15.8K to 16.9K	0.3 (X02)
12	P46	PWR	20170920	COMPAL	follow Intel design	change PC7, PC10 from 0.1U_10V to 0.1U_50V	0.3 (X02)
13							

Security Classification

Issued Date

Compal Secret Data

2015/12/22

Deciphered Date

2017/01/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Changed-List PWR History

Title

Size Document Number

Date: Thursday, November 05, 2017

Sheet 39 of 39

Rev 200

BOM change list

GPIO change list

KBC ENE 9022				
Date	GPIO	Pin Definition		Reason
		R0.1(X00)	R0.2(X01)	
2017/6/3	AGPIO0	NC	MEM_ERROR_A	Memory error detection(Bits334733)
2017/7/4	AGPIO39	NC	MEM_ERROR_B	Memory error detection(Bits334733)

Design change list

[illegible]

DVT2 change list

BOM change list

BOM Change								
Item		Date	Page	Part reference	Original CPN	New CPN	Change description	Reason
1		2017/9/4	32	D2	SCA00001G00		unpop	follow ESD require
4		2017/9/4	27	RE9	SD034150280	SD034270280	15K change to 27K	EC board ID
5		2017/9/4	27	RE9	SD034200280	SD034330280	20K change to 33K	EC board ID
12		2017/9/4	11	RC801	SD028100580		add 10M	follow factory require for RTC detect
13		2017/9/4	11	QC27	SB00000EN00		add mos	follow factory require for RTC detect
14		2017/9/4	9	RC6130	SD028100280		add 10K	follow factory require for RTC detect
15		2017/9/8	18	CA50,CA51	SE071100J80		change to pop	follow EMI require
16		2017/9/18	33	RT132,RT133	SD028000080		add 0 ohm	follow SCL1.05

GPIO change list

Signal for PCH									
Date	GPIO	Pin Definition		Reason					
		R0.2(X01)	R0.3(X02)						
	AGPIO7	NC	RTC_DET#	factory require					
	AGPIO76	SPI_IRQ#	NC	PSP related GPIO					
	AGPIO30	NC	SPI_IRQ#	PSP related GPIO					
	EGPIO121	BT_ON#	NC	BITS339503 DVT1-Loki-AMD:1810 WLAN/BT device lost after resume from S3/S4/CB/WB.					
	EGPIO120	NC	BT_ON#	BITS339503 DVT1-Loki-AMD:1810 WLAN/BT device lost after resume from S3/S4/CB/WB.					

Design change list

Design Change							
Item	Date	Page	Part reference	change description	Reason		
Based on DVT1							
1	2017/9/4	11	QC27,RC801,RC6130	add RTC coin battery detect circuit	for factory require		
2	2017/9/4	27	RE9	UMA form 15K to 27K, DIS from 20K to 33K	EC board ID		
3	2017/9/4	10,20	RC902	reserve (0 ohm)	BITS339503 DVT1-Loki-AMD:1810 WLAN/BT device lost after resume from S3/S4/CB/WB.		
4	2017/9/12			I2C0 change to I2C3	BITS332966 ULV-Loki-AMD: Lost some items in Touchpad setting.		
5	2017/9/18	33	RT132,RT133	add series resistor for APU_DP3_AUXP/APU_DP3_AUXN	follow SCL 1.05		