

CPU CORE
SENTTECH
SC451
Page: 25

**+3VPCU
+3V_S5/+3VSUS
+3V
+5VSUS/+5V
10V/15V
+1.8V_S5**
MAXIM
MAX8744ETJ+
Page: 26

**+1.8VSUS/+1.8V
+1.2V**
MAXIM
MAX8743EEI
Page: 27

+1.05V
SENTTECH
SC4215*2
Page: 29

**+0.9VSUS
+0.9V**
GMT
G2996
Page: 26, 29

BATTERY CHARGER
MAXIM
MAX8724
Page: 28

Power State Table

Power Name	Control Signal	Power State	Power Source
VCC_CORE	VRON	S0	VIN
+3VPCU	N/A	ALWAYS	VIN
+3V_S5	S5_ON	S0-S5	+3VPCU
+3VSUS	SUSON	S0-S3	+3VPCU
+3V	MAINON	S0	+3VPCU
+5VPCU	N/A	ALWAYS	VIN
+5V_S5	S5_ON	S0-S5	+5VPCU
+5VSUS	SUSON	S0-S3	+5VPCU
+5V	MAINON	S0	+5VPCU
15V/10V	N/A	S0	+5VPCU
+1.2V	MAINON	S0	VIN
+1.05V	MAINON	S0	+1.8VSUS
+0.9V	MAINON	S0	+1.8VSUS
+1.8V_S5	S5_ON	S0-S5	+3VPCU
+1.8VSUS	SUSON	S0-S3	VIN
+1.8V	MAINON	S0	+1.8VSUS
+1.5V	MAINON	S0	+3V

**CLOCK GEN
RTM865-300**
+3V
Page: 4

Yonah Celeron-M
INTEL Mobile_479 CPU
SOCKET_M
Page: 2, 3

DDR-II SODIMM1
Page: 9

DDR-II SODIMM2
Page: 9

**NB
RC410MD
ATI**
Page: 5, 6, 7, 8

SATA HDD
Page: 18

IDE-ODD
Page: 18

**SB
ATi SB450**
Page: 11, 12, 13, 14

**AUDIO CODEC
REALTEK
ALC861**
Page: 19

**GMT
G1432+G1410**
Page: 20

**MODEM
AGERE
DELPHI-MOM**
Page: 21, 22

**KBC
NS
PC97551**
Page: 23

**Winbond
PC87383
(Option)**
Page: 30

**RS-232
(option)**
Page: 30

MIC IN
Page: 20

SPEAKER
Page: 20

LINE OUT
Page: 20

RJ11
Page: 20

Touchpad
Page: 24

Keyboard
Page: 24

FLASH
Page: 24

FAN
Page: 24

**ENE PCMCIA
CB1410 (option)**
AD17
REQ3# / GNT3#
INTE#
Page: 16

**TYPE II
SLOT**
Page: 16

**MINI-PCI
Wireless LAN**
AD20
REQ1# / GNT1#
INTG# , INT#
Page: 17



**REALTEK
RTL8100CL**
AD18
REQ0# / GNT0#
INTF#
Page: 15


**BOTHHAND
TRANSFORMER
NS0013**
Page: 15

RJ45
Page: 15


**SYSTEM
USB PORT *2
USB2,3**
Page: 17

PROJECT : BL3
Quanta Computer Inc.
Size Document Number Rev
BLOCK DIAGRAM 3B
Date: Monday, July 31, 2006 Sheet 1 of 31






 <div> <div>PROJECT : BL3</div> <div>Quantum Computer Inc.</div> </div>		
Size	Document Number	Rev
	Yanah CPU(HOST Bus)-1	3B
Date	Monday, July 31, 2006	
	Sheet 2 of 31	


CPU





22uF 0805 X6S->105 degree C
 8 inside cavity north side secondary layer, 8 inside cavity south side secondary layer, 6 inside cavity north side primary layer, 6 inside cavity south side primary layer.




CPU



- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS CLK GEN AS POSSIBLE
- 2- ROUTE ALL CPUCLK/#, NBCLK/# AND ITPCLK/# AS DIFFERENT PAIR RULE



fixed CPU frequency 133MHz for 0 degree temperature issue



CK410 FREQUENCY SELECT TABLE(MHZ)

FSC	FSB	FSA	CPU	SRC	PCI	REF
BSEL2	BSEL1	BSEL0				
1	0	1	100	100	33	14.31
0	0	1	133	100	33	14.31
0	1	1	166	100	33	14.31
0	1	0	200	100	33	14.31
0	0	0	266	100	33	14.31
1	0	0	333	100	33	14.31
1	1	0	400	100	33	14.31
1	1	1	Resv	100	33	14.31

CLK

CLG

RC410MD
MPVSS need to connect to GND plane immediately through a dedicated VIA

MEM_B I/F


This pull-up rail is applicable to both DDRII applications and can be an S0 or S3 rail. ATI have release note

ATI FAE Suggestion



CPVSS need to connect to GND plane immediately through a dedicated VIA

PROJECT : BL3
Quanta Computer Inc.

Size	Document Number	Rev
	RC410MD-AGTL+ I/F	3B
Date	Monday, July 31, 2006	Sheet 5 of 31



NB strapping



U9B

PART 2 OF 6

X J5	GFX_RX0P	GFX_TX0P	N1
X J4	GFX_RX0N	GFX_TX0N	N2
X K4	GFX_RX1P	GFX_TX1P	P2
X L4	GFX_RX1N	GFX_TX1N	R2
X L6	GFX_RX2P	GFX_TX2P	R1
X M5	GFX_RX2N	GFX_TX2N	T1
X M4	GFX_RX3P	GFX_TX3P	T2
X N4	GFX_RX3N	GFX_TX3N	U2
X P4	GFX_RX4P	GFX_TX4P	V2
X P6	GFX_RX4N	GFX_TX4N	V1
X P5	GFX_RX5P	GFX_TX5P	W2
X R5	GFX_RX5N	GFX_TX5N	W1
X R4	GFX_RX6P	GFX_TX6P	Y2
X T4	GFX_RX6N	GFX_TX6N	Y1
X T3	GFX_RX7P	GFX_TX7P	AA2
X U6	GFX_RX7N	GFX_TX7N	AA1
X U5	GFX_RX8P	GFX_TX8P	AB2
X V5	GFX_RX8N	GFX_TX8N	AB1
X V4	GFX_RX9P	GFX_TX9P	AC2
X W4	GFX_RX9N	GFX_TX9N	AC1
X W3	GFX_RX10P	GFX_TX10P	AD2
X Y6	GFX_RX10N	GFX_TX10N	AD1
X Y5	GFX_RX11P	GFX_TX11P	AE2
X AA5	GFX_RX11N	GFX_TX11N	AE1
X AA4	GFX_RX12P	GFX_TX12P	AF2
X AB4	GFX_RX12N	GFX_TX12N	AF1
X AB3	GFX_RX13P	GFX_TX13P	AH2
X AC6	GFX_RX13N	GFX_TX13N	AH1
X AC5	GFX_RX14P	GFX_TX14P	AJ2
X AD5	GFX_RX14N	GFX_TX14N	AJ1
X AD4	GFX_RX15P	GFX_TX15P	AK4
	GFX_RX15N	GFX_TX15N	AK5

X AF8	GPP_RX0P	GPP_TX0P	AJ8
X AG8	GPP_RX0N	GPP_TX0N	AJ9
X AG6	GPP_RX1P	GPP_TX1P	AE6
X AG7	GPP_RX1N	GPP_TX1N	AE7
X AK7	GPP_RX2P	GPP_TX2P	AJ6
X AJ7	GPP_RX2N	GPP_TX2N	AK6
X AG4	GPP_RX3P	GPP_TX3P	AE4
X AH4	GPP_RX3N	GPP_TX3N	AE5


(11) A_RX0P	AG9	SB_RX0P
(11) A_RX0N	AG10	SB_RX0N
(11) A_RX1P	AE9	SB_RX1P
(11) A_RX1N	AF10	SB_RX1N

(4) ALINKCLK	K2	SB_CLKP
(4) ALINKCLK#	L2	SB_CLKN

T2	M2	GFX_CLKP
T40	M1	GFX_CLKN

(11) BMREQ#	H2	BMREQ#
-------------	----	--------

RC410MD



PROJECT : BL3

Quanta Computer Inc.

Size

Document Number

RC410MD-PCIE LINK I/F


Date: Friday, August 11, 2006

Rev


3B

Sheet 6 of 31







PU / PD



Configuration Table	GPIO9 PIN	GPIO8 PIN	GPIO7 PIN
CRT (default)	LOW		
W/O CRT	HIGH		
Modem (default)		LOW	
W/O Modem		HIGH	
RS-232 (default)			LOW
W/O RS-232			HIGH


USB power

**CLG**


PROJECT : BL3

Quanta Computer Inc.

Size Custom	Document Number SB450C ACPI/GPIO/USB/AC97	Rev 3B
Date: Monday, July 31, 2006	Sheet 12 of 31	




REQUIRED STRAPS



	ACPWON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCI_CLK6	PCLK_LAN	PCI_CLK8	PCLK_591	PCLK_MINI*
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHz use Internal PLL	14MHz OSC MODE DEFAULT	CPU I/F = K8	H,H = PCI(X BUS) ROM H,L = LPC ROM I (LPC addresses are translated to the top of the 4G address space)		USB PHY PWRDOWN DISABLE DEFAULT	48MHz Crystl Pad DEFAULT
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz DEFAULT	48MHz use External Clock DEFAULT	14MHz XTAL MODE	CPU I/F = P4 DEFAULT	L,H = LPC ROM II (addresses mapped to below 1M) L,L = FWH ROM		USB PHY PWRDOWN ENABLE	48MHz OSC/Clock Buffer

*This strap is only required if the strap on PCICLK4 is configured for External Clock.



DEBUG STRAPS



	PDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	Reserved	Reserved	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

CLG


ID Select : AD18
Interrupt Pin : INTF#
Request Indicate : REQ0#
Grant Indicate : GNT0#



PROJECT : BL3
Quanta Computer Inc.


Size	Document Number LAN RTL8110SBL/8100CL	Re
Date	Friday, August 11, 2006	Sheet 15 of 31

ID Select : AD17
Interrupt Pin : INTE#
Request Indicate : REQ3#
Grant Indicate : GNT3#




ID Select : AD20
 Interrupt Pin : INTG# , INT#
 Request Indicate : REQ1#
 Grant Indicate : GNT1#

MINI-PCI






USB





MPC


ODD CONN



SATA HDD CONN






IDE



PROJECT : BL3
Quanta Computer Inc.

Size	Document Number	Rev
	HDD & CDROM	3B
Date:	Tuesday, August 08, 2006	Sheet 18 of 31


ADO



PROJECT : BL3
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMP(G1432 / G1410)	3B
Date:	Tuesday, August 08, 2006	Sheet 20 of 31

MDM




AC-97 Line Select:
-Line 1: DNP R14
-Line 2:
POPULATE R14




Agere Systems Holmdel NJ		
Design Engineer: C. Russo		
DELPHI SV92A3 MDC 1.5 Reference Design		
Size B	Document Number	Rev 3B
Date: Monday, July 31, 2006	Sheet 21 of 31	

Agere Systems Proprietary
DRAFT COPY - FOR REVIEW ONLY
SUBJECT TO CHANGE



Locate C11, C12 as close to digital device as possible.




MDM

FUSE Note:

The UL standard UL 1950 dictates the use of a fuse (needed to pass the M1, 600 V, 40A, 1.5 sec) to prevent component flaming during the overvoltage test. Unless one can insure that the modem is in a fire enclosure and provide 26 gauge line cord (acts as a fuse), a fusing element would be required.




Alternatively, if a TNV-1 flame resistant material is used, either as a wrap or cover over the DAA portion of the modem, this could satisfy both overvoltage protection and the separation requirement also contained in UL 1950. This latter requirement provides isolation such that unearthed parts of the DAA cannot be touched by a test finger or test probe.



Agere Systems Holmdel NJ		
Design Engineer: R. Trevino		
DELPHI SV92A3 MDC 1.5 Reference Design		
Size B	Document Number CSP1040 DAA	Rev 3B
Date: Tuesday, August 08, 2006	Sheet 22 of 31	


Agere Systems Proprietary
DRAFT COPY - FOR REVIEW ONLY
SUBJECT TO CHANGE

INT K/B



KBC


FAN CONTROL



THM


TOUCH PAD

20 MIL





TPD

ON BOARD LED




Change from 150 ohm to 330 ohm for bright issue






PROJECT : BL3
Quanta Computer Inc.


Size	Document Number	Rev
	T/P,FAN,SWITCH,LED,K/B	3B
Date:	Friday, August 11, 2006	Sheet 24 of 31



CPU CORE



DCD




DCD



SMBus SLAVE ADDRESS: 16




PROJECT : BL3
Quanta Computer Inc.


Size	Document Number	Rev
Custom	BATTERY CHARGER	3B
Date:	Monday, July 31, 2006	Sheet 28 of 31







ESD Protect



SIO

www.s-manuals.com