

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

## SCHEM, MLB, VENUS, X425G

EVT 01/12/2015


Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	CLEAN_X305	05/30/2014
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	CLEAN_X305G	08/08/2014
5	CPU DMI/PEG/FDI/RSVD	CLEAN_X305_PEG	02/18/2014
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	CLEAN_X425	10/31/2014
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	CLEAN_X305G	08/11/2014
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	CLEAN_X425	10/31/2014
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	CLEAN_X425	10/30/2014
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	CLEAN_X425	10/31/2014
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	CLEAN_MAXWELL	07/02/2014
22	DDR3 VREF MARGINING	CLEAN_X425	08/11/2014
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	CLEAN_X425	10/30/2014
28	Thunderbolt Host (1 of 2)	T29_ER	01/14/2013
29	Thunderbolt Host (2 of 2)	CLEAN_X425	10/30/2014
30	Thunderbolt Mobile Support	CLEAN_X305	06/24/2014
31	Thunderbolt Connector A	CLEAN_X425	10/30/2014
32	Thunderbolt Connector B	CLEAN_X425	10/30/2014
33	X87 CONNECTOR	CLEAN_X425	10/30/2014
34	SSD Connector	CLEAN_X425	08/15/2014
35	Camera 1 of 2	CLEAN_X425	10/30/2014
36	Camera 2 of 2	CLEAN_X425	10/30/2014
37	USB 3.0 CONNECTORS	CLEAN_X425	10/30/2014
38	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN_X425G	09/10/2014
39	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN_MAXWELL	07/02/2014
40	SMC	CLEAN_X305	01/15/2014
41	SMC Shared Support	CLEAN_X305	06/24/2014
42	SMC Project Support	CLEAN_X305G	08/11/2014
43	SMBus Connections	CLEAN_X305G	08/11/2014
44	High Side Voltage and Current Sensing	CLEAN_X305_PEG	02/18/2014
45	Load Side Voltage and Current Sensing	CLEAN_X425G	09/10/2014
46	Debug Sensors	CLEAN_X305	01/14/2014
47	GPU V/I Sensors	J45G_AMD	07/01/2014
48	Thermal Sensors	CHANG_J45	11/26/2012
49	Fan Connectors	J15_MLB	10/31/2012

Page	Contents	Sync	Date
50	SPI Debug Connector	CLEAN_X425	08/15/2014
51	AUDIO:CODEC, ANALOG	JOE_J45	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_J45	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_J45	07/30/2013
54	AUDIO: JACK	CLEAN_X305	06/24/2014
55	AUDIO: JACK TRANSLATORS	CLEAN_X305	06/24/2014
56	DC-In & Battery Connectors	CLEAN_X425	11/04/2014
57	PBus Supply & Battery Charger	CLEAN_X305	01/15/2014
58	CPU VR12.5 VCC Regulator IC	CLEAN_X425	01/09/2015
59	CPU VR12.5 VCC Power Stage	CLEAN_X425	01/09/2015
60	1.35V DDR3L SUPPLY	CLEAN_X305	01/15/2014
61	5V / 3.3V Power Supply	CLEAN_X425	11/04/2014
62	1V05V POWER SUPPLY	CLEAN_X305_PSG	02/18/2014
63	LCD/KBD Backlight Driver	CLEAN_X425	10/30/2014
64	Misc Power Supplies	CLEAN_X305	01/15/2014
65	X249 POWER SUPPLY	CLEAN_MAXWELL	07/02/2014
66	Power FETs	J45_IG	07/01/2014
67	Power Control 1/ENABLE	J45_IG	07/01/2014
68	Power Sequencing EG/PGOOD	MARY_X425G	09/11/2014
69	eDP Display Connector	MARY_X425G	12/11/2014
70	Venus PCI-E	MARY_X425G	08/22/2014
71	Venus CORE/FB POWER	MARY_X425G	09/22/2014
72	Venus FRAME BUFFER I/F	J45G_AMD	06/30/2014
73	0V95 GPU / 1V35 FB Power Supply	ADITYA_X425G	09/16/2014
74	GDDR5 Frame Buffer A	MARY_X425G	09/22/2014
75	GDDR5 Frame Buffer B	MARY_X425G	09/22/2014
76	Venus HDMI/DP/GPIO	MARY_X425G	09/22/2014
77	Venus GPIOs & STRAPS	MARY_X425G	11/07/2014
78	Venus DP PWR/GNDs	MARY_X425G	09/22/2014
79	GFX IMVP VCore Regulator	ADITYA_X425G	09/15/2014
80	VREG GPU VDDCI	ADITYA_X425G	09/16/2014
81	RIO Connectors	CLEAN_MAXWELL	07/01/2014
82	eDP Mux	MARY_X425G	09/22/2014
83	eDP Muxed Graphics Support	MARY_X425G	10/15/2014
84	Power Aliases	CLEAN_X305	05/30/2014
85	Signal Aliases	J15_MLB	10/31/2012
86	Functional Test Points	J15_MLB	10/31/2012
87	NC & No Test	J15_MLB	10/31/2012
88	PCB Rule Definitions	SIDLE_J45	12/10/2012
89	CPU Constraints	CLEAN_X305_PSG	02/18/2014
90	PCH Constraints 1	SIDLE_J45	12/10/2012
91	PCH Constraints 2	CLEAN_X305_PSG	02/18/2014
92	Memory Constraints	SIDLE_J45	12/10/2012
93	Thunderbolt Constraints	SIDLE_J45	12/10/2012
94	Camera Constraints	SIDLE_J45	12/10/2012
95	SMC Constraints	SIDLE_J45	12/10/2012
96	Project Specific Constraints	SIDLE_J45	12/10/2012
97	GPU (AMD VENUS) Constraints	J45G_AMD	07/01/2014

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00383	1	SCHEM,MLB,VENUS,X425G	SCH	CRITICAL	
820-00163	1	PCBP,MLB,VENUS,X425G	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=ABBREV  
LAST\_MODIFIED=Mon Jan 12 16:34:40 2015

DRAWING TITLE		<PART_DESCRIPTION>	
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			SIZE D
			REVISION <E4LABEL>
			BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 1 OF 119	
		SHEET 1 OF 97	

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00042	COMMON PARTS,MLB,VENUS,X425G	X425_COMMON
985-00050	DEV BOM,MLB,VENUS,X425G	X425_DEVELOP:ENG
639-00682	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_HYNIX
639-00703	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_MICRON
639-00739	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_MICRON
639-00740	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX
639-00798	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_HYNIX
639-00799	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_MICRON
639-00800	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_MICRON
639-00801	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_HYNIX
639-00803	PCBA,MLB,VENUS,NOCPU,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,RAM:MICRON_1600,FB_4G_HYNIX
639-00974	PCBA,MLB,NOGPU,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX

## X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE,COMMON,X425_COMMON1,X425_COMMON2,X425_PROGPARTS,ACAPS:A2
X425_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CPUPEG:X8X4X4,S2_PWR:S0,SMC_SUSACK:YES
X425_COMMON2	EDP:YES,XDP,SSD_PWR_EN:GPIO,CAM_WAKE:NO,SAMCONN,APCLKRQ:ISOL,CRW_SPRT,WLAN_SW:SIL
X425_PVT	BKLT:PROD,SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE,BOOTROM_PROG:EVT,TBTROM:PROG,DPMUXMCU:PROG
X425_DEVEL:ENG	ALTERNATE,XDP_DEBUG,S0PGOOD_ISL,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,DPMUX_DEBUG,GPU_ROM:YES,SENSOR_GPU_NONPROD:Y
X425_DEVEL:DVT	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,DBGLED
X425_DEVEL:PVT	XDP_DEBUG
GFX_BOM	VENUS:XTA
XDP_DEBUG	XDP_CONN,XDP_PCH

## Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00058	1	CRW,SR12X,PRQ,C0,2.5,47W,4+3E,1.2.6M,BGA	U0500	CRITICAL	CPU_CRW:BEST
337S00059	1	CRW,SR12Y,PRQ,C0,2.8,47W,4+3E,1.2.6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,QENVY,LPT-M,HM87,C2,SR199,FCBQ	U1100	CRITICAL	
338S1247	1	IC,TFT,FR-4C,A0,PRQ,C10,SR13C,FCBGA288	U2800	CRITICAL	
338S1264	1	IC,BCH15700A2,S2 PCIE CMRA,8X8,208PCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,GDDR5,96B FBGA	U4000	CRITICAL	
333S00032	32	IC,SDRAM,DDR3L-1600,4GBIT,78B FBGA		CRITICAL	HYNIX_1600
333S0660	32	IC,SDRAM,4GBIT,DDR3L-1600,V80A,78P,FBGA		CRITICAL	MICRON_1600
337S00116	1	IC,GPU,VENUS XTAAL,QK,29K299H,FCBGA962	U8400	CRITICAL	VENUS:XTA
333S00027	4	IC,GDDR5,4GBIT,6Gbps,1.5V,25NM,BGA170	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_HYNIX
333S0766	4	IC,GDDR5,4GBIT,6Gbps,128MX3,25NM,170BGA	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_MICRON

DRAM SPD Straps


BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L

## COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00042	1	COMMON PARTS,MLB,VENUS,X425G	BASE	CRITICAL	BASE_BOM
985-00050	1	DEV,MLB,VENUS,X425G	DEVEL	CRITICAL	DEVEL_BOM

SYNC_MASTER=CLEAN X305		SYNC_DATE=05/30/2014	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
REVISION			
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		2 OF 119	
		SHEET	
		2 OF 97	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE DES-CURR 29993-0C	EDGE_BOND	CRITICAL	

SYNC MASTER=CLEAN X305G

SYNC DATE=08/08/2014

PD Parts

Apple Inc.

DRAWING NUMBER<SCH\_NUM>D

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE4 OF 119

SHEET4 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED











NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA  
PPVCCIO S0 CPU  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V

PLACE\_NEAR=U0500.C50:50.8mm  
PLACE\_SIDE=BOTTOM  
PPVCC S0 CPU  
CPU VCCSENSE P

Max load: 300mA  
PPVCOMP S0 CPU  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V

R0802.2: PLACE\_NEAR=U0500.J50:2.54mm  
R0810.2: PLACE\_NEAR=U0500.J53:38mm  
R0800.2: PLACE\_NEAR=R0810.1:2.54mm

SYNC MASTER=CLEAN X425

SYNC DATE=10/31/2014

CPU Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

8 OF 119

SHEET

8 OF 97


www.laptop-schematics.com

www.laptop-schematics.com
































Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	17 OF 119
		SHEET	17 OF 97





D

D

C

C


B

B


A

A


### PCH PWROK Generation




### VCCST (1.05V S0) PWRGD



### PCH 33MHz Clocks





### System RTC Power Source & 32kHz / 25MHz Clock Generator




### PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




SYNC MASTER=CLEAN X425		SYNC DATE=10/31/2014	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	SHEET
		19 OF 119	19 OF 97

## RIO SD Card Reader Support




### Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




### Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIE




## GS3 Connector Support


DEVSLP not supported on LPT-H




## Camera power-up sequencing Support



## LCD HPD Inverter




## HDMI HPD pull-down




## Falcon Ridge Support

RR output is open-drain, no isolation necessary



## Falcon Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa  
Isolation ensures no leakage to RR or PCH  
U2060 supports I/O's powered when VCC=0V




## PCH 33MHz Clock for DPMUX




## AP PCIE D2R test points




## Platform Reset Connections




## RAM Configuration Straps



## GPIO Glitch Prevention



## Camera PCIE D2R test points



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
PAGE TITLE		Project Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	20 OF 119
		SHEET	20 OF 97
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3<->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.


CPUVDDQ\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L

MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L

MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp


Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014		
PAGE TITLE				
CPU Memory S3 Support				
	Apple Inc.		DRAWING NUMBER	SIZE
			<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		
		<E4LABEL>		
		BRANCH		
		<BRANCH>		
		PAGE		
		21 OF 119		
		SHEET		
		21 OF 97		

CRITICAL

VRef Dividers

Always used, regardless

PP1V35\_S3\_MEM 23 24 25 26 27 45 84 92

**Memory Divider**

Always used, regardless of margining option.

**Channel A:**

- MEMRESET ISOL LS5V L
- CPU DIMMA VREFDO
- CPU MEM VREFDO A ISOL
- PP0V75 S3 MEM VREFDO A

**Channel B:**

- CPU DIMMB VREFDO
- CPU MEM VREFDO B ISOL
- PP0V75 S3 MEM VREFDO B

**Channel C:**

- CPU DIMM VREFCA
- CPU MEM VREFCA ISOL
- PP0V75 S3 MEM VREFCA

**Components:**


- Resistors: R2221, R2220, R2241, R2240, R2261, R2260
- Capacitors: C2220, C2240, C2260
- 603V CERM


**Dimensions:**

- MIN LINE WIDTH=0.3 mm
- MIN NECK WIDTH=0.2 mm


**Notes:**


- NOTE: CPU has single output for VREFCA. Connected to 4 DRAMs.

SYNC MASTER-CLEAN X425		SYNC DATE=08/11/2014	
PAGE TITLE			
DDR3 VREF MARGINING			
	Apple Inc.		DRAWING NUMBER <input type="text" value="SCH_NUM"/>
			SIZE <input type="text" value="D"/>
			REVISION <input type="text" value="E4LABEL"/>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		<input type="text" value="BRANCH"/>	
		PAGE	
		22 OF 119	
		SHEET	
		22 OF 97	





SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank A (1 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
23 OF 119  
SHEET  
23 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
DDR3 SDRAM Bank A		(2 OF 2)	
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
		REVISION	D
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 119	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		24 OF 97	







SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank B (2 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
26 OF 119  
SHEET  
26 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

C2701,C2721 FOR DESENSE IMPROVEMENT  
LOCATION DEPENDS ON DESENSE TEAM


FOR DESENSE IMPROVEMENT  
PLACE ONE AT EACH DDR3L MEMORY MODULE.

### MEM Clock Termination


Place RC end termination after last DRAM  
Place Source Cterm at neckdown at first DRAM

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
DDR3 Termination			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	27 OF 119
		SHEET	27 OF 97











EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE		Thunderbolt Host (2 of 2)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 119
		SHEET	29 OF 97

CRITICAL

Q3080  
SI8409DB  
BGA

SI8409DB:  
Vds(max): -30V  
Vgs(max): +/-12V  
Vgs(th): -1.4V  
Rds(on): 46mOhm @ 4.5V Vgs  
Id(max): 3.7A @ 70C




• NOTE: Change R3097 to XW3095 at PVT

PP15V TBT 31 32 84

Vout = 15.47V  
Max Current = 2A?  
Freq = 480KHz

NOTE: MIRROR C3096 and C3098

Diagram illustrating the PM\_BATLOW\_L pin configuration. The pin is connected to a pull-up resistor (O3000) to PP3V3\_S4\_TBT. The pin is also connected to a network of resistors (DPM10064\_F4, SYM\_VER\_3) and a pull-up resistor (TBT\_BATLOW\_L) to MAKE\_BASE=TRUE. The pin is also connected to a pull-up resistor (TBT\_BATLOW\_L) to MAKE\_BASE=TRUE.

SYNCH MASTER-CLEAN X305		SYNCH DATE=06/24/2014	
PAGE TITLE		SIZE	
Thunderbolt Mobile Support		D	
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I NOT TO REPRODUCE OR COPY IT		30 OF 119	
I'LL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I VLL RIGHTS RESERVED		30 OF 97	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

B


A



## D



A

SYNC MASTER-CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
Thunderbolt Connector A			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	32 OF 119
		SHEET	31 OF 97

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

B





D





SYMC MASTER=CLEAN X425		SYMC DATE=10/30/2014	
PAGE TITLE			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		33 OF 119	
		SHEET	
		32 OF 97	








SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SSD Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		37 OF 119	
SHEET		34 OF 97	

































SSD CURRENT SENSE




TBT Router CURRENT SENSE




CPU Vcore Voltage Sense / Filter




TRACKPAD CURRENT SENSE




CPU PKG Load Side Current Sense / Filter



DDR3L 1.35V DRAM ONLY CURRENT SENSE / FILTER



PCH CORE CURRENT SENSE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00107	3	IC, OPAMP, NCS333Q3, SC70-5	U5500, U5540, U5590	CRITICAL	

SYNC MASTER=CLEAN X425G

SYNC DATE=09/10/2014

Load Side Voltage and Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE



55 OF 119

SHEET

45 OF 97








SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	58 OF 119
		SHEET	48 OF 97





www.laptop-schematics.com


Left Fan



Right Fan



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	60 OF 119
		SHEET	49 OF 97



SPI ROM  
Quad-I/O Mode (Mode 0 & 3) supported.  
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector


Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI Bus Series Termination


Sam Card ROM Slave

SPI ROM Slave

SYNC_MASTER=CLEAN_X425		SYNC_DATE=08/15/2014	
PAGE TITLE		SPI Debug Connector	
DRAWING NUMBER		<SCH_NUM>	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		61 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 97	



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		62 OF 119	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		51 OF 97	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
APN: 353S2888 & 353S2958  
GAIN = +3 DB  
1ST ORDER FC (L&R) = NOM 569 HZ  
1ST ORDER FC (SUB) = NOM 9 HZ

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 119
		SHEET	53 OF 97















SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
PBus Supply & Battery Charger			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	71 OF 119
		SHEET	57 OF 97




SYNC MASTER=CLEAN X425		SYNC DATE=01/09/2015	
PAGE TITLE			
CPU VR12.5 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	72 OF 119
		SHEET	58 OF 97





SYNC MASTER=CLEAN X425		SYNC DATE=01/09/2015	
PAGE TITLE		CPU VR12.5 VCC Power Stage	
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


84 62 59 58 44 PPVIN S5 HS COMPUTING\_ISNS NOTE: MIRROR C7432 and C7434

SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014		A	
PAGE TITLE					
1.35V DDR3L SUPPLY					
		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
Apple Inc.		REVISION			
		<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			<BRANCH>		
			PAGE		
			74 OF 119		
			SHEET		
			60 OF 97		








SYNCH MASTER=CLEAN X305 PEG		SYNCH DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		76 OF 119	
SHEET		62 OF 97	


# Page Notes


Power aliases required by this page:  
 - =PPVIN\_S0\_LCDBKLT (9-12.6V LCD Backlight Input)  
 - =PP5V\_S0\_BKLTCTRL (5V Backlight Driver Input)  
 - =PP5V\_S0\_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD



SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
LCD/KBD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	77 OF 119
		SHEET	63 OF 97








SYNC MASTER=CLEAN MAXWELL

SYNC DATE=07/02/2014

X249 POWER SUPPLY

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>


REVISION  
<E4LABEL>

BRANCH  
<BRANCH>

PAGE  
79 OF 119

SHEET  
65 OF 97

SIZE  
D




EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)



MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

U8090	
Part	TPS22904
Type	Load Switch
R(on) @ 3.6V	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

U8030	
Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

SYNC MASTER=J45 IG

SYNC DATE=07/01/2014

Power FETs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

80 OF 119

SHEET


66 OF 97

C8030 USING 0603 PACKAGE IS FOR DFM TO PROTECT U8030 (CSP)




GPU Rails Power UP Sequencing

- Venus GPU requires rails to come up in the following order:
- 1) GPU\_3.3V
  - 2) GPU\_0V95 (BIF\_VDDC) & GPU\_1V8 (VDD\_CT)
  - 3) GPUVCORE
  - 4) VDDCI
  - 5) FB VRAM MVDD




EXT GPU PWRGD Pullup





- PGOOD ON SEQUENCE
1. GPU 3V3 GPU\_PGOOD1
  2. 0.95\_S0GPU GPU\_PGOOD6\_2
  3. 1V8\_GPU GPU\_PGOOD2
  4. GPUVCORE GPU\_PGOOD3
  5. VDDCI GPU\_PGOOD4
  6. FB MVDD GPU\_PGOOD5
- (GPU\_PGOOD6\_2 is up before 1V8GPU\_PGOOD after 3V3GPU\_PGOOD)

PCIE TEST STRUCTURES (FOR LAB USE)  
Pending Layout. Can add more.




Power State Debug LEDs  
(For development only)



SYNC MASTER=MARY X425G		SYNC DATE=09/11/2014	
PAGE TITLE			
Power Sequencing EG/PGOOD			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	82 OF 119
		SHEET	68 OF 97






LCD PANEL INTERFACE (eDP)


CRITICAL  
J8300  
20525-130E-01  
F-RT-SM

5V TCON Switch




Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch




Part	TPS22904(353S3979)
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

3.3V\_EDP ON/OFF CONTROL



LCD Panel HPD & AUX strapping



SYNC MASTER=MARY X425G

SYNC DATE=12/13/2014

PAGE TITLE

eDP Display Connector

Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

83 OF 119

SHEET

69 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



Page Notes

Power aliases required by this page:  
-- <PP0V95\_GPU\_PCIE>

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

SYNC MASTER=MARY X425G

SYNC DATE=08/22/2014

Venus PCI-E

Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


PAGE

84 OF 119


SHEET

70 OF 97


















SYNCH MASTER=MARY X425G		SYNCH DATE=09/22/2014	
PAGE TITLE		PAGE	
GDDR5 Frame Buffer B		89 OF 119	
Apple Inc.		75 OF 97	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
I NOT TO REPRODUCE OR COPY IT		I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
I ALL RIGHTS RESERVED		SHEET	



Page Notes

Power aliases required by this page:

- PP3V3\_GPU\_S2C
- PP3V3\_GPU\_VREF0
- PP3V3\_GPU\_S2L
- PP3V3\_GPU\_S2L
- PP3V3\_GPU\_TS

Signal aliases required by this page:

(NONE)






ROM options provided by this page:


(NONE)


U8400 VENUS-XT (3 OF 9) PCBGA		VARY_B1		AK27		GPU LCD BLK PWM	
OMIT_TABLE		DIGON		AK27		EG LCD PWR EN	
TXCLK_UP_DPF3P		AK35		DP INT EG ML P<3>		DUP	
TXCLK_UN_DPF3N		AL36		DP INT EG ML N<3>		DUP	
TXOUT_U0P_DPF2P		AJ38		DP INT EG ML P<2>		DUP	
TXOUT_U0N_DPF2N		AK37		DP INT EG ML N<2>		DUP	
TXOUT_U1P_DPF1P		AH35		DP INT EG ML P<1>		DUP	
TXOUT_U1N_DPF1N		AJ36		DP INT EG ML N<1>		DUP	
TXOUT_U2P_DPF0P		AG38		DP INT EG ML P<0>		DUP	
TXOUT_U2N_DPF0N		AH37		DP INT EG ML N<0>		DUP	
TXOUT_U3P		AF35		XNC			
TXOUT_U3N		AG36		XNC			
TXCLK_LP_DPE3P		AP34		HDMI EG CLK P		DUP	
TXCLK_LN_DPE3N		AR34		HDMI EG CLK N		DUP	
TXOUT_L0P_DPE2P		AW37		HDMI EG DATA P<0>		DUP	
TXOUT_L0N_DPE2N		AU35		HDMI EG DATA N<0>		DUP	
TXOUT_L1P_DPE1P		AR37		HDMI EG DATA P<1>		DUP	
TXOUT_L1N_DPE1N		AU39		HDMI EG DATA N<1>		DUP	
TXOUT_L2P_DPE0P		AF35		HDMI EG DATA P<2>		DUP	
TXOUT_L2N_DPE0N		AR35		HDMI EG DATA N<2>		DUP	
TXOUT_L3P		AN36		XNC			
TXOUT_L3N		AP37		XNC			



		Native Func		GPIOS		
80	77	66	GFEX_VDDCI_ALTV	GFEX_VDDCI_ALTV	76	77
			MAKE_BASE=TRUE			
77	76	65	NC_GPU_GPIO_1	NC_GPU_GPIO_1	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	64	NC_GPU_GPIO_2	NC_GPU_GPIO_2	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	63	GPU_GFX_FWR_LEVEL_R_L	GPU_GFX_FWR_LEVEL_R_L	76	77
			MAKE_BASE=TRUE			
77	76	62	GFXIMVP_VR_ICCMAX_WARN_L	GFXIMVP_VR_ICCMAX_WARN_L	76	77
			MAKE_BASE=TRUE			
82	77	61	EG_BKLT_EN	EG_BKLT_EN	76	77
			MAKE_BASE=TRUE			
77	76	60	GPU_ROM_SO	GPU_ROM_SO	76	77
			MAKE_BASE=TRUE			
77	76	59	GPU_ROM_SI	GPU_ROM_SI	76	77
			MAKE_BASE=TRUE			
77	76	58	GPU_ROM_SCLK	GPU_ROM_SCLK	76	77
			MAKE_BASE=TRUE			
79	77	57	GPU_VCORE_VID4	GPU_VCORE_VID4	76	77
			MAKE_BASE=TRUE			
79	77	56	GPU_VCORE_VID5	GPU_VCORE_VID5	76	77
			MAKE_BASE=TRUE			
79	77	55	GPU_VCORE_VID0	GPU_VCORE_VID0	76	77
			MAKE_BASE=TRUE			
82	77	54	DP_TBTSNK1_HPD_EG	DP_TBTSNK1_HPD_EG	76	77
			MAKE_BASE=TRUE			
79	77	53	GPU_VCORE_VID1	GPU_VCORE_VID1	76	77
			MAKE_BASE=TRUE			
Native Func						
GPIOS						
79	77	66	GPU_VCORE_VID2	GPU_VCORE_VID2	76	77
			MAKE_BASE=TRUE			
77	76	65	GFX_SELF_THROTTLE_R	GFX_SELF_THROTTLE_R	76	77
			MAKE_BASE=TRUE			
82	77	64	HDMI_EG_HPD	HDMI_EG_HPD	76	77
			MAKE_BASE=TRUE			
77	76	63	GPU_GFX_OVERTEMP_R	GPU_GFX_OVERTEMP_R	76	77
			MAKE_BASE=TRUE			
79	77	62	GPU_VCORE_VID3	GPU_VCORE_VID3	76	77
			MAKE_BASE=TRUE			
77	76	61	FBVDD_ALTV0	FBVDD_ALTV0	76	77
			MAKE_BASE=TRUE			
77	76	60	GPU_ROM_CS_L	GPU_ROM_CS_L	76	77
			MAKE_BASE=TRUE			
77	76	59	TP_CLKREQ_L	TP_CLKREQ_L	76	77
			MAKE_BASE=TRUE			
77	76	58	NC_GPU_GENERICA	NC_GPU_GENERICA	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	57	NC_GPU_GENERICB	NC_GPU_GENERICB	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	56	GPU_VCORE_PSI_L	GPU_VCORE_PSI_L	76	77
			MAKE_BASE=TRUE			
79	77	55	GFXIMVP_DPSLP_EN_R	GFXIMVP_DPSLP_EN_R	76	77
			MAKE_BASE=TRUE			
77	76	54	NC_DP_EXTB_CA_DET_EG	NC_DP_EXTB_CA_DET_EG	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	53	NC_DP_EXTB_CA_DET_EG	NC_DP_EXTB_CA_DET_EG	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	52	NC_GPU_GPIO_33	NC_GPU_GPIO_33	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
82	77	51	DP_INT_EG_HPD	DP_INT_EG_HPD	76	77
			MAKE_BASE=TRUE			
77	76	50	NC_GPU_GPIO_35	NC_GPU_GPIO_35	76	77
			MAKE_BASE=TRUE	NO_TEST=TRUE		
82	77	49	DP_TBTSNK0_HPD_EG	DP_TBTSNK0_HPD_EG	76	77
			MAKE_BASE=TRUE			



SYNC MASTER-MARY X425G		SYNC DATE=11/07/2014	
PAGE TITLE			
Venus GPIOs & STRAPS			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		91	OF 119
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		77	OF 97



Page Notes	
Power aliases required by this page:	
- +PP1V8_GPUIFPX	
- +PP1V8_GPU_DP_AB	
- +PP1V8_GPU_DP_CD	
- +PP1V8_GPU_DP_EF	
- +PP1V8_GPU_DP_AB	
- +PP1V8_GPU_DP_CD	
- +PP1V8_GPU_DP_EF	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

CONFIG STRAPS - MLPS

-----

PCIe Gen3 Enabled, Full-Swing, TX De-Emp Enabled

VBIOS Disabled, Boot from EFI

VGA Enabled

All Ports Audio-Capable Display Output

256MB FB Aperture Size

EFI BOOT (NO ROM)

PS\_0: R9120=8.45K,R9211=2K,C9210=0.082uF

PS\_1: R9122=8.45K,R9213=2K,C9211=NOSTUFF

PS\_2: R9214 NOSTUFF,R9215=4.75K,C9213=0.68uF

PS\_2: R9216 NOSTUFF,R9217=4.75K,C9213=0.68uF

GPIO\_28 pull low at power up

	PU(ohm)	PD(OHM)	C(uF)
PS_0			
EFI BOOT (NO ROM)	8.45K	2K	0.082
ROM BOOT	3.24K	5.62K	0.082
PS_1			
EFI BOOT (NO ROM)	8.45K	2K	NC
ROM BOOT	8.45K	2K	NC
PS_2			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	4.53K	4.99K	0.68
PS_3			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	NC	4.75K	0.68

SYNC MASTER=MARY X425G

SYNC DATE=09/22/2014

PAGE TITLE


Venus DP PWR/GNDs

Apple Inc.

DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
92 OF 119  
SHEET  
78 OF 97


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED







VIMON = Imon\* R9312  
Imon = 3\* Idroop. Idroop = 2\*Rsns\*Io/(N\*Ri)  
VIMON = 1.46104uA/A \* Io \* 14.6104mV/A\*Io  
1A will generate 14.6104mV and 891.23mV for 61A

Do not config  
PSI\_L = HIGH & DPSLP\_EN = HIGH


SYNC MASTER=ADITYA X425G		SYNC DATE=09/15/2014	
PAGE TITLE			
GFX IMVP VCore Regulator			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	93 OF 119
		SHEET	79 OF 97



















Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

102 OF 119

SHEET

85 OF 97

# Functional Test Points

FUNC_TEST J3501 - airport	
TRUE AP CLKREQ O L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	91
TRUE PCIE AP D2R PI P	91
TRUE PCIE AP R2D N	33 91
TRUE PCIE AP R2D P	33 91
TRUE PCIE CLK100M AP CONN N	33 91
TRUE PCIE CLK100M AP CONN P	33 91
TRUE PCIE WAKE L	12 33 35 91
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 90
TRUE USB BT CONN P	33 90
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	36 94
TRUE MIPI CLK CONN P	36 94
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 94
TRUE MIPI DATA CONN P	36 94
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	

J9500 - rio coax	
TRUE HDMI EG CLK N	76 81 97
TRUE HDMI EG CLK P	76 81 97
TRUE HDMI EG DATA N<0>	76 81 97
TRUE HDMI EG DATA N<1>	76 81 97
TRUE HDMI EG DATA N<2>	76 81 97
TRUE HDMI EG DATA P<0>	76 81 97
TRUE HDMI EG DATA P<1>	76 81 97
TRUE HDMI EG DATA P<2>	76 81 97

TRUE USB3 SD D2R N	13 20 81 91
TRUE USB3 SD D2R P	13 20 81 91
TRUE USB3 SD R2D C N	13 20 81 91
TRUE USB3 SD R2D C P	13 20 81 91
TRUE USB3 EXTB D2R N	13 81 90
TRUE USB3 EXTB D2R P	13 81 90
TRUE USB3 EXTB R2D N	81 90
TRUE USB3 EXTB R2D P	81 90
TRUE USB EXTB N	13 81 90
TRUE USB EXTB P	13 81 90
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 81
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD	20 81 82
TRUE SMBUS PCH CLK	13 18 43 81 85 91
TRUE SMBUS PCH DATA	13 18 43 81 85 91
TRUE PM SLP S3 BUF L	61 66 67 81 82
TRUE PM SLP S4 L	12 21 33 37 40 67 81
TRUE PP3V3 S3	3X 13 20 21 43 45 46 66 81 82
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	5X 20 38 51 61 66 67 69 81 84
TRUE RIO SDCONN STATE CHANGE L	86 81
TRUE USB EXTB OC L	18 81
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC LID R	42
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

FUNC_TEST J6100 - spi	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC RESET L	40 41 50 57
TRUE SMC TCK	40 41 50
TRUE SMC TMS	40 41 50
TRUE SPIROM USE MLB	14 50
TRUE GND	2X

J4801 - ipd flex	
TRUE USB TPAD N	13 38 90
TRUE USB TPAD P	13 38 90
TRUE IOXP2 INT L	38
TRUE I2C IOXP SCL	38
TRUE I2C IOXP SDA	38
TRUE SMC PME S4 WAKE L	33 38 40 42
TRUE TPAD ACTUATOR THRMTTRIP L	38 65
TRUE TPAD VBUS EN	38 67
TRUE SMBUS SMC 2 S3 SCL	38 40 43 95
TRUE SMBUS SMC 2 S3 SDA	38 40 43 95
TRUE SMC LID	38 40 41 42
TRUE SMC ACTUATOR EN L	38 40
TRUE PPVIN S4 TPAD	4X 38 45 84
TRUE GND ACTUATOR	4X 38
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	81 84 85 86
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE WS CONTROL KBD	38
TRUE WS KBD1	38
TRUE WS KBD10	38
TRUE WS KBD11	38
TRUE WS KBD12	38
TRUE WS KBD13	38
TRUE WS KBD14	38
TRUE WS KBD15 CAP	38
TRUE WS KBD16 NUM	38
TRUE WS KBD17	38
TRUE WS KBD18	38
TRUE WS KBD19	38
TRUE WS KBD2	38
TRUE WS KBD20	38
TRUE WS KBD21	38
TRUE WS KBD22	38
TRUE WS KBD23	38
TRUE WS KBD3	38
TRUE WS KBD4	38
TRUE WS KBD5	38
TRUE WS KBD6	38
TRUE WS KBD7	38
TRUE WS KBD8	38
TRUE WS KBD9	38
TRUE WS KBD ONOFF L	38
TRUE WS LEFT OPTION KBD	38
TRUE WS LEFT SHIFT KBD	38
TRUE GND	2X

J4915 - kbd bklt	
TRUE KBDBKLT RETURN1	2X 39 63
TRUE KBDBKLT RETURN2	2X 39 63
TRUE PPVOUT S0 KBDBKLT	39 63
TRUE GND	4X

J6601 - mic	
TRUE DMIC CLK3	52 55
TRUE PP3V3 S0	46 67 68 69 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
TRUE DMIC SDA2	55
TRUE DMIC SDA3	52 55
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN L ID	52 55
TRUE SPKRCONN L OUT N	53 55 96
TRUE SPKRCONN L OUT P	53 55 96
TRUE SPKRCONN SL OUT N	53 55 96
TRUE SPKRCONN SL OUT P	53 55 96
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN R ID	52 55
TRUE SPKRCONN R OUT N	53 55 96
TRUE SPKRCONN R OUT P	53 55 96
TRUE SPKRCONN SR OUT N	53 55 96
TRUE SPKRCONN SR OUT P	53 55 96
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER SENSE	56
TRUE PP20V DCIN FUSE	2X 16
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT G3H CONN	8X 16 57
TRUE SMBUS SMC 5 G3 SCL	40 43 56 57 95
TRUE SMBUS SMC 5 G3 SDA	40 43 56 57 95
TRUE SYS DETECT L	56
TRUE GND	8X

J8300 - eDP	
TRUE DP INT AUX N	69 97
TRUE DP INT AUX P	69 97
TRUE DP INT ML N<0>	69 97
TRUE DP INT ML N<1>	69 97
TRUE DP INT ML N<2>	69 97
TRUE DP INT ML N<3>	69 97
TRUE DP INT ML P<0>	69 97
TRUE DP INT ML P<1>	69 97
TRUE DP INT ML P<2>	69 97
TRUE DP INT ML P<3>	69 97
TRUE LCD FSS	69 82 85
TRUE LCD HPD CONN	69
TRUE LCD BKLT PWM R	63 69
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C BKLT SDA	63 69 85
TRUE I2C BKLT SCL	63 69 85
TRUE PP5VR3V3 SW LCD	3X 69
TRUE PPVOUT S0 LCDBKLT	63 69
TRUE GND	16X

Power Rails	
TRUE PM SLP S3 L	12 21 40 67
TRUE PPVTT S0 DDR	21 27 60 84
TRUE PP3V3 S0	66 67 68 69 82 83 84 86 96 34
TRUE PP3V3 S3	12 13 14 15 17 18 20 28 34
TRUE PP3V3 S5	86
TRUE PP3V3 S5 AVREF SMC	22 23 24 25 26 27 28 29 30 31 32 33
TRUE PP3V42 G3H	40 41
TRUE PP5V S0	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S3	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S5	21 36 60 66 67 84
TRUE PPBUS G3H	61 66 84
TRUE PPDCIN G3H	56 57 84
TRUE PPVCC S0 CPU	6 8 10 45 59 84
TRUE PPVTDDR S3	40 84
TRUE PP3V3 S0SW SSD	34 45 84
TRUE PP1V5 S0	21 12 13 15 17 19 52 64 67 81
TRUE PP1V35 S3	21 45 60 66 84

FUNC_TEST XDP	
TRUE XDP CPU TCK	6 18 89
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 89
TRUE XDP CPU TDO	6 18 89
TRUE XDP CPUPCH TRST L	6 18 89
TRUE XDP CPU TMS	6 18 89
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TDO	11 18
TRUE XDP CPU PREQ L	6 18 89
TRUE XDP CPU PRDY L	6 18 89
TRUE PM RSMRST L	12 67 91
TRUE PM PCH PWROK	12 19 91
TRUE PM SYSRST L	12 19 40 91
TRUE CPU CFG<3>	6 18 89
TRUE PP1V05 S0	10 14 15 17 18 41 62 67 84
TRUE GND	2X GND

FUNC_TEST Power Sequence	
TRUE SMC ONOFF L	38 40 41
TRUE PM DSW PWROK	12 40 91
TRUE ALL SYS PWROK	18 19 40 58 67
TRUE PM PCH SYS PWROK	12 18 19 40 91
TRUE PLT RESET L	12 18 20 21
TRUE LCD PWR EN	69 82
TRUE LCD BKLT EN	63 82

FUNC_TEST GPU_VENUS JTAG	
TRUE GPU JTAG TCK	76 77
TRUE GPU JTAG TDI	76 77
TRUE GPU JTAG TDO	76 77
TRUE GPU JTAG TMS	76 77
TRUE GPU JTAG TRST L	76 77
TRUE GPU PWROK	76 77

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
Functional Test Points		<SCH_NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 97	



8	7	6	5	4	3	2	1						
NC NO_TESTS													
PCH				Thunderbolt		PLACEABLE BEAD-PROBES FOR TBT							
NO_TEST MAKE_BASE				NO_TEST MAKE_BASE									
87 13	NC USB3 SPARE D2RN	==	TRUE	TRUE	NC USB3 SPARE D2RN	13 87	87 28	NC TBT XTAL25OUT	==	TRUE	TRUE	NC TBT XTAL25OUT	28 87
87 13	NC USB3 SPARE D2RP	==	TRUE	TRUE	NC USB3 SPARE D2RP	13 87							
87 13	NC USB3 SPARE R2D CN	==	TRUE	TRUE	NC USB3 SPARE R2D CN	13 87							
87 13	NC USB3 SPARE R2D CP	==	TRUE	TRUE	NC USB3 SPARE R2D CP	13 87							
90 87 13	NC USB3 EXTC D2RN	==	TRUE	TRUE	NC USB3 EXTC D2RN	13 87 90							
90 87 13	NC USB3 EXTC D2RP	==	TRUE	TRUE	NC USB3 EXTC D2RP	13 87 90							
90 87 13	NC USB3 EXTC R2D CN	==	TRUE	TRUE	NC USB3 EXTC R2D CN	13 87 90							
90 87 13	NC USB3 EXTC R2D CP	==	TRUE	TRUE	NC USB3 EXTC R2D CP	13 87 90							
90 87 13	NC USB3 EXTD D2RN	==	TRUE	TRUE	NC USB3 EXTD D2RN	13 87 90							
90 87 13	NC USB3 EXTD D2RP	==	TRUE	TRUE	NC USB3 EXTD D2RP	13 87 90							
90 87 13	NC USB3 EXTD R2D CN	==	TRUE	TRUE	NC USB3 EXTD R2D CN	13 87 90							
90 87 13	NC USB3 EXTD R2D CP	==	TRUE	TRUE	NC USB3 EXTD R2D CP	13 87 90							
87	NC PCIE ENET D2RN	==	TRUE	TRUE	NC PCIE ENET D2RN	87							
87	NC PCIE ENET D2RP	==	TRUE	TRUE	NC PCIE ENET D2RP	87							
87	NC PCIE ENET R2D CN	==	TRUE	TRUE	NC PCIE ENET R2D CN	87							
87	NC PCIE ENET R2D CP	==	TRUE	TRUE	NC PCIE ENET R2D CP	87							
87 12	NC DP IG D AUXCHN	==	TRUE	TRUE	NC DP IG D AUXCHN	12 87							
87 12	NC DP IG D AUXCHP	==	TRUE	TRUE	NC DP IG D AUXCHP	12 87							
90 87 11	NC SATA A D2RN	==	TRUE	TRUE	NC SATA A D2RN	11 87 90							
90 87 11	NC SATA A D2RP	==	TRUE	TRUE	NC SATA A D2RP	11 87 90							
90 87 11	NC SATA A R2D CN	==	TRUE	TRUE	NC SATA A R2D CN	11 87 90							
90 87 11	NC SATA A R2D CP	==	TRUE	TRUE	NC SATA A R2D CP	11 87 90							
90 87 11	NC SATA B D2RN	==	TRUE	TRUE	NC SATA B D2RN	11 87 90							
90 87 11	NC SATA B D2RP	==	TRUE	TRUE	NC SATA B D2RP	11 87 90							
90 87 11	NC SATA B R2D CN	==	TRUE	TRUE	NC SATA B R2D CN	11 87 90							
90 87 11	NC SATA B R2D CP	==	TRUE	TRUE	NC SATA B R2D CP	11 87 90							
90 87 11	NC SATA ODD D2RN	==	TRUE	TRUE	NC SATA ODD D2RN	11 87 87							
90 87 11	NC SATA ODD D2RP	==	TRUE	TRUE	NC SATA ODD D2RP	11 87 87							
90 87 11	NC SATA ODD R2D CN	==	TRUE	TRUE	NC SATA ODD R2D CN	11 87 87							
90 87 11	NC SATA ODD R2D CP	==	TRUE	TRUE	NC SATA ODD R2D CP	11 87 87							
90 87 11	NC SATA D D2RN	==	TRUE	TRUE	NC SATA D D2RN	11 87 87							
90 87 11	NC SATA D D2RP	==	TRUE	TRUE	NC SATA D D2RP	11 87							
90 87 11	NC SATA D R2D CN	==	TRUE	TRUE	NC SATA D R2D CN	11 87							
90 87 11	NC SATA D R2D CP	==	TRUE	TRUE	NC SATA D R2D CP	11 87							
90 87 11	NC SATA F D2RN	==	TRUE	TRUE	NC SATA F D2RN	11 87							
90 87 11	NC SATA F D2RP	==	TRUE	TRUE	NC SATA F D2RP	11 87							
90 87 11	NC SATA F R2D CN	==	TRUE	TRUE	NC SATA F R2D CN	11 87							
90 87 11	NC SATA F R2D CP	==	TRUE	TRUE	NC SATA F R2D CP	11 87							
90 87 13	NC USB EXTCN	==	TRUE	TRUE	NC USB EXTCN	13 87 90							
90 87 13	NC USB EXTCP	==	TRUE	TRUE	NC USB EXTCP	13 87 90							
90 87 13	NC USB SDN	==	TRUE	TRUE	NC USB SDN	13 87 90							
90 87 13	NC USB SDP	==	TRUE	TRUE	NC USB SDP	13 87 90							
87 13	NC USB WLANN	==	TRUE	TRUE	NC USB WLANN	13 87							
87 13	NC USB WLAMP	==	TRUE	TRUE	NC USB WLAMP	13 87							
90 87 13	NC USB 6N	==	TRUE	TRUE	NC USB 6N	13 87 90							
90 87 13	NC USB 6P	==	TRUE	TRUE	NC USB 6P	13 87 90							
90 87 13	NC USB 7N	==	TRUE	TRUE	NC USB 7N	13 87 90							
90 87 13	NC USB 7P	==	TRUE	TRUE	NC USB 7P	13 87 90							
90 87 13	NC USB EXTDN	==	TRUE	TRUE	NC USB EXTDN	13 87 90							
90 87 13	NC USB EXTDP	==	TRUE	TRUE	NC USB EXTDP	13 87 90							
87 13	NC USB PSOCN	==	TRUE	TRUE	NC USB PSOCN	13 87							
87 13	NC USB PSOCP	==	TRUE	TRUE	NC USB PSOCP	13 87							
90 87 13	NC USB IRN	==	TRUE	TRUE	NC USB IRN	13 87 90							
90 87 13	NC USB IRP	==	TRUE	TRUE	NC USB IRP	13 87 90							
89 87 11	NC ITPXDP CLK100MN	==	TRUE	TRUE	NC ITPXDP CLK100MN	11 87 89							
89 87 11	NC ITPXDP CLK100MP	==	TRUE	TRUE	NC ITPXDP CLK100MP	11 87 89							
87 12	NC PCI PME L	==	TRUE	TRUE	NC PCI PME L	12 87							
87 11	NC PCI CLK33M OUT3	==	TRUE	TRUE	NC PCI CLK33M OUT3	11 87							
87 11	NC HDA SDIN1	==	TRUE	TRUE	NC HDA SDIN1	11 87							
87 11	NC HDA SDIN2	==	TRUE	TRUE	NC HDA SDIN2	11 87							
87 11	NC HDA SDIN3	==	TRUE	TRUE	NC HDA SDIN3	11 87							
87 13	NC LPC DREQ0 L	==	TRUE	TRUE	NC LPC DREQ0 L	13 87							
87 13	NC CLINK CLK	==	TRUE	TRUE	NC CLINK CLK	13 87							
87 13	NC CLINK DATA	==	TRUE	TRUE	NC CLINK DATA	13 87							
87 13	NC CLINK RESET L	==	TRUE	TRUE	NC CLINK RESET L	13 87							
91 87 11	NC LPC CLK33M LPCPLUS R	==	TRUE	TRUE	NC LPC CLK33M LPCPLUS R	11 87 91							
87 12	NC EDP IG BKL PWM	==	TRUE	TRUE	NC EDP IG BKL PWM	12 87							
90 87	NC USB SMCN	==	TRUE	TRUE	NC USB SMCN	87 90							
90 87	NC USB SMCN	==	TRUE	TRUE	NC USB SMCN	87 90							
87	NC SMC INTERFACE 2	==	TRUE	TRUE	NC SMC INTERFACE 2	87							





## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_VID	*	0.457 MM	?
CPU_VREF	*	12 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?
DMICKLK2N2S	*	=6X_DIELECTRIC	?
DMICKLK2S2N	*	=3X_DIELECTRIC	?
DMICKLK2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKLK2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKLK2N2S
CLK_DMI	DMI_S2N	*	DMICKLK2S2N
CLK_DMI	*	*	DMICKLK2OTHER

## PEG - SSD &amp; TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG3_2SAME	*	=4X_DIELECTRIC	?
PEG3_TXRX	*	=8X_DIELECTRIC	?
PEG3_2OTHER	*	=5X_DIELECTRIC	?
PEG3_2CLK	*	=8X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG3_2SAME	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG3_TXRX	TOP,BOTTOM	=12X_DIELECTRIC	?
PEG3_2OTHER	TOP,BOTTOM	=8X_DIELECTRIC	?
PEG3_2CLK	TOP,BOTTOM	=12X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG3_*	=SAME	*	PEG3_2SAME
PEG3_R2D	PEG3_D2R	*	PEG3_TXRX
PEG3_*	*	*	PEG3_2OTHER
PEG3_*	CLK_*	*	PEG3_2CLK

## DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?
HDMICKLK_2CLK	*	=7X_DIELECTRIC	?
HDMICKLK_2DP	*	=6X_DIELECTRIC	?
HDMICKLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKLK_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKLK_2DP
HDMI_CLK	*	*	HDMICKLK_2OTHER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

## CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 87
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 87
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	5 12
FDI_CSYNCR	CPU_50S	CPU_AGTL	FDI_CSYNCR	5 12
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU P	4 11
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU N	4 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU CFG<19..0>	6 18 86
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP	11 87
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN	11 87
XDP_TDI	CPU_45S	CPU_ITP	XDP CPU TDI	6 18 86
XDP_TDO	CPU_45S	CPU_ITP	XDP CPU TDO	6 18 86
XDP_TMS	CPU_45S	CPU_ITP	XDP CPU TMS	6 18 86
XDP_TCK	CPU_45S	CPU_ITP	XDP CPU TCK	6 18 86
XDP_TRST_L	CPU_45S	CPU_ITP	XDP CRUPCH TRST_L	6 18 86
XDP_BPM	CPU_45S	CPU_ITP	XDP BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP CPU PRDY_L	6 18 86
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP CPU PREQ_L	6 18 86
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR_L	6 40
CPU_PECI	CPU_45S	CPU_VID	CPU Peci	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT_L	6 40 41 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>	6
CPU_VIDSOUT	CPU_45S	CPU_VID	CPU VIDSOUT	8 58
CPU_VIDCLK	CPU_45S	CPU_VID	CPU VIDCLK	8 58
CPU_VIDALERT_L	CPU_45S	CPU_VID	CPU VIDALERT_L	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	9 58
CPU_DIMMA_VREFDQ	MEM_12MIL		CPU DIMMA_VREFDQ	7 22
CPU_DIMMB_VREFDQ	MEM_12MIL		CPU DIMMB_VREFDQ	7 22
PP0V75_S3_MEM_VREFDQ_A	MEM_PWR		PP0V75_S3_MEM_VREFDQ_A	22 23 24 85 92
PP0V75_S3_MEM_VREFDQ_B	MEM_PWR		PP0V75_S3_MEM_VREFDQ_B	22 25 26 85
PP0V75_S3_MEM_VREFCA	MEM_PWR		PP0V75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PP0V75_S3_MEM_VREFCA	MEM_PWR		PP0V75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PEG D2R C P<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PEG D2R C N<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PEG D2R P<7..0>	70 85
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PEG D2R N<7..0>	70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PEG R2D C P<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PEG R2D C N<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PEG R2D P<7..0>	70
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PEG R2D N<7..0>	70
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R P<3..0>	5 34 85
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C P<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D P<3..0>	34
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D N<3..0>	34
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 87
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 85
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 85

## DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N	12 83 85

## DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_C_P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_C_N	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_C_P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_C_N	28 83 97

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE		CPU Constraints	
DRAWING NUMBER		<SCH_NUM>	SIZE D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		111 OF 119	
SHEET		89 OF 97	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?
WT_WAKE	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
WT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div></div>	SATA_R5D	SATA_R2D	NC SATA A R2D CP 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA A R2D CN 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA A D2RP 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA A D2RN 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA B R2D CP 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA B R2D CN 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA B D2RP 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA B D2RN 11 87
<div></div>			
<div></div>	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP PCH SATA RCOMP 11
<div></div>	USB_EXTN	USB_85D	USB USB_EXTN_P 13 37
<div></div>	USB_EXTN	USB_85D	USB USB_EXTN_N 13 37
<div></div>	USB_EXTN	USB_85D	USB USB_EXTN_MUXED_P 37
<div></div>	USB_EXTN	USB_85D	USB USB_EXTN_MUXED_N 37
<div></div>	USB_EXTN	USB_85D	USB USB_LT1_P 37
<div></div>	USB_EXTN	USB_85D	USB USB_LT1_N 37
<div></div>			
<div></div>	USB_NC	USB_85D	NC USB_EXTCP 13 87
<div></div>	USB_NC	USB_85D	NC USB_EXTCN 13 87
<div></div>	USB_NC	USB_85D	NC USB_SDP 13 87
<div></div>	USB_NC	USB_85D	NC USB_SDN 13 87
<div></div>	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L 37 40 41
<div></div>	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L 37 40 41
<div></div>	USB_SMC	USB_85D	NC USB_SMCP 87
<div></div>	USB_SMC	USB_85D	NC USB_SMCN 87
<div></div>			
<div></div>	USB_NC	USB_85D	NC USB_6P 13 87
<div></div>	USB_NC	USB_85D	NC USB_6N 13 87
<div></div>	USB_NC	USB_85D	NC USB_7P 13 87
<div></div>	USB_NC	USB_85D	NC USB_7N 13 87
<div></div>	USB_EXTB	USB_85D	USB USB_EXTB_P 13 81 86
<div></div>	USB_EXTB	USB_85D	USB USB_EXTB_N 13 81 86
<div></div>	USB_NC	USB_85D	NC USB_EXTRDP 13 87
<div></div>	USB_NC	USB_85D	NC USB_EXTRDN 13 87
<div></div>	USB_BT	USB_85D	USB USB_BT_P 13 33
<div></div>	USB_BT	USB_85D	USB USB_BT_N 13 33
<div></div>	USB_85D	USB	USB_BT_CONN_P 33 86
<div></div>	USB_85D	USB	USB_BT_CONN_N 33 86
<div></div>	USB_NC	USB_85D	NC USB_IRP 13 87
<div></div>	USB_NC	USB_85D	NC USB_IRN 13 87
<div></div>	USB_TPAD	USB_85D	USB USB_TPAD_P 13 38 86
<div></div>	USB_TPAD	USB_85D	USB USB_TPAD_N 13 38 86
<div></div>	USB_85D	USB	USB_TPAD_R_P
<div></div>	USB_85D	USB	USB_TPAD_R_N
<div></div>	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS PCH USB_RBIAS 13
<div></div>			
<div></div>	USB3_EXTN_RX	USB_85D	USB3 USB3_EXTN_D2R_P 13 37
<div></div>	USB3_EXTN_RX	USB_85D	USB3 USB3_EXTN_D2R_N 13 37
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTN_D2R_C_P
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTN_D2R_C_N
<div></div>	USB3_EXTN_TX	USB_85D	USB3 USB3_EXTN_R2D_P 37
<div></div>	USB3_EXTN_TX	USB_85D	USB3 USB3_EXTN_R2D_N 37
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTN_R2D_C_P 13 37
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTN_R2D_C_N 13 37
<div></div>	USB3_EXTB_RX	USB_85D	USB3 USB3_EXTB_D2R_P 13 81 86
<div></div>	USB3_EXTB_RX	USB_85D	USB3 USB3_EXTB_D2R_N 13 81 86
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTB_D2R_C_P
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTB_D2R_C_N
<div></div>	USB3_EXTB_TX	USB_85D	USB3 USB3_EXTB_R2D_P 81 86
<div></div>	USB3_EXTB_TX	USB_85D	USB3 USB3_EXTB_R2D_N 81 86
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTB_R2D_C_P 13 81
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTB_R2D_C_N 13 81
<div></div>	NC_USB3	USB_85D	NC USB3_EXTC_D2RP 13 87
<div></div>	NC_USB3	USB_85D	NC USB3_EXTC_D2RN 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3_EXTC_R2D_CP 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3_EXTC_R2D_CN 13 87
<div></div>	NC_USB3	USB_85D	NC USB3_EXTD_D2RP 13 87
<div></div>	NC_USB3	USB_85D	NC USB3_EXTD_D2RN 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3_EXTD_R2D_CP 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3_EXTD_R2D_CN 13 87

Clock Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div></div>	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW SYSCLK_CLK32K_RTC 11 19
<div></div>	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_SB 11 19
<div></div>	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_CAMERA 19 36
<div></div>	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT 19 28
<div></div>		CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT_R 28

SYNC MASTER=SIDLE J45

SYNC DATE=12/10/2012

PCH Constraints 1

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>  
1

REVISION  
<E4LABEL>  
1

BRANCH  
<BRANCH>  
1

PAGE  
112 OF 119

SHEET  
90 OF 97

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?
SPI3X	*	=3x_DIELECTRIC	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	TOP,BOTTOM	=3x_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=2X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER

PCH Net Properties

	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	13 40 82
	LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L	13 40 82
	SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS_PCH_CLK	13 18 43 81 85 86
	SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS_PCH_DATA	13 18 43 81 85 86
	SMBUS_PCH_0_CLK	SMB_45S	SMB	SML_PCH_0_CLK	13 43
	SMBUS_PCH_0_DATA	SMB_45S	SMB	SML_PCH_0_DATA	13 43
	SMBUS_PCH_1_CLK	SMB_45S	SMB	SML_PCH_1_CLK	13 43
	SMBUS_PCH_1_DATA	SMB_45S	SMB	SML_PCH_1_DATA	13 43
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	11 52
	HDA_BIT_CLK_R	HDA_45S	HDA	HDA_BIT_CLK_R	11 52
	HDA_SYNC	HDA_45S	HDA	HDA_SYNC	11 52
	HDA_SYNC_R	HDA_45S	HDA	HDA_SYNC_R	11 52
	HDA_RST_L	HDA_45S	HDA	HDA_RST_L	11 52
	HDA_RST_R	HDA_45S	HDA	HDA_RST_R	11 52
	HDA_SDIN0	HDA_45S	HDA	HDA_SDIN0	11 52
	HDA_SDIN0_R	HDA_45S	HDA	CS4208_HDA_SDOUT0_R	52
	HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	11 52
	HDA_SDOUT_R	HDA_45S	HDA	HDA_SDOUT_R	11 19
	USB3_SD_R2D	USB3_85D	USB3_R2D	USB3_SD_R2D_C_P	13 20 81 86
	USB3_SD_R2D	USB3_85D	USB3_R2D	USB3_SD_R2D_C_N	13 20 81 86
	USB3_SD_D2R	USB3_85D	USB3_D2R	USB3_SD_D2R_P	13 20 81 86
	USB3_SD_D2R	USB3_85D	USB3_D2R	USB3_SD_D2R_N	13 20 81 86
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_P	33 86
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_N	33 86
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_C_P	13 33
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_C_N	13 33
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_PI_P	13 33
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_PI_N	13 33
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_P	13 20 33
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_N	13 20 33
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_PI_P	86
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_PI_N	86
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_P	35 36
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_N	35 36
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_C_P	13 36
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_C_N	13 36
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_P	13 20 36
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_N	13 20 36
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_C_P	35 36
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_C_N	35 36
	CLK_LPC_45S	CLK_LPC	CLK_LPC	LPC_CLK33M_SMC_R	11 19
	CLK_LPC_45S	CLK_LPC	CLK_LPC	LPC_CLK33M_SMC	19 40
	CLK_LPC_45S	CLK_LPC	CLK_LPC	NC_LPC_CLK33M_LPCPLUS_R	11 87
	CLK100M	CLK100M	CLK100M	PCH_CLK33M_PCIIN	11 19
	CLK100M	CLK100M	CLK100M	PCH_CLK14P3M_REFCLK	11
	CLK100M	CLK100M	CLK100M	PCH_CLK33M_PCIOUT	11 19
	CLK100M_PCH	CLK100M_PCH	CLK100M_PCH	PCIE_CLK100M_PCH_P	11
	CLK100M_PCH	CLK100M_PCH	CLK100M_PCH	PCIE_CLK100M_PCH_N	11
	CLK100M_TBT	CLK100M_TBT	CLK100M_TBT	PCIE_CLK100M_TBT_P	11 28
	CLK100M_TBT	CLK100M_TBT	CLK100M_TBT	PCIE_CLK100M_TBT_N	11 28
	CLK100M_DOT	CLK100M_DOT	CLK100M_DOT	PCH_CLK96M_DOT_P	11
	CLK100M_DOT	CLK100M_DOT	CLK100M_DOT	PCH_CLK96M_DOT_N	11
	CLK100M_SATA	CLK100M_SATA	CLK100M_SATA	PCH_CLK100M_SATA_P	11
	CLK100M_SATA	CLK100M_SATA	CLK100M_SATA	PCH_CLK100M_SATA_N	11
	CLK100M_ENET	CLK100M_ENET	CLK100M_ENET	PCIE_CLK100M_SD_P	11
	CLK100M_ENET	CLK100M_ENET	CLK100M_ENET	PCIE_CLK100M_SD_N	11
	CLK100M_AP	CLK100M_AP	CLK100M_AP	PCIE_CLK100M_AP_P	11 33
	CLK100M_AP	CLK100M_AP	CLK100M_AP	PCIE_CLK100M_AP_N	11 33
	CLK100M_S2	CLK100M_S2	CLK100M_S2	PCIE_CLK100M_AP_CONN_P	33 86
	CLK100M_S2	CLK100M_S2	CLK100M_S2	PCIE_CLK100M_AP_CONN_N	33 86
	CLK100M_CAMERA	CLK100M_CAMERA	CLK100M_CAMERA	PCIE_CLK100M_CAMERA_P	11 36
	CLK100M_CAMERA	CLK100M_CAMERA	CLK100M_CAMERA	PCIE_CLK100M_CAMERA_N	11 36
	CLK100M_CAMERA	CLK100M_CAMERA	CLK100M_CAMERA	PCIE_CLK100M_CAMERA_C_P	35 36
	CLK100M_CAMERA	CLK100M_CAMERA	CLK100M_CAMERA	PCIE_CLK100M_CAMERA_C_N	35 36
	CLK100M_SSD	CLK100M_SSD	CLK100M_SSD	PCIE_CLK100M_SSD_P	11 34
	CLK100M_SSD	CLK100M_SSD	CLK100M_SSD	PCIE_CLK100M_SSD_N	11 34
	CLK100M_GPU	CLK100M_GPU	CLK100M_GPU	PEG_CLK100M_P	11 70 85
	CLK100M_GPU	CLK100M_GPU	CLK100M_GPU	PEG_CLK100M_N	11 70 85

PCH Net Properties

	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	PCH_PM_NET	PCH_45S	PCH_SE	PCH_INTRUDER_L	11
	PCH_PM_NET	PCH_45S	PCH_SE	PCH_INTVRMEN_L	11
	PCH_PM_NET	PCH_45S	PCH_SE	PCH_DSWMEN	12
	PCH_PM_NET	PCH_45S	PCH_SE	PCH_SRTRST_L	11
	PCH_PM_NET	PCH_45S	PCH_SE	PM_RSMRST_L	12 67 86
	PCH_PM_NET	PCH_45S	PCH_SE	PM_SYSRST_L	12 19 40 86
	PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK	12 19 86 91
	PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK	12 19 86 91
	PCH_PM_NET	PCH_45S	PCH_SE	PM_DSW_PWROK	12 40 86
	PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_SYS_PWROK	12 18 19 40 86
	PCH_PM_NET	PCH_45S	PCH_SE	PM_PWRBTN_L	12 18 40
	PCH_PM_NET	PCH_45S	PCH_SE	PM_THRMTRIP_L_R	14 41 42
	PCH_PCH_WAKE	PCH_45S	PCH_SE	PCIE_WAKE_L	12 33 35 86
	PCH_PM_NET	PCH_45S	PCH_SE	PCH_RCIN_L	14
	SPI_MLB	SPI_45S	SPI3X	SPI_ALT_CLK	50
	SPI_MLB	SPI_45S	SPI	SPI_CLK	50
	SPI_MLB	SPI_45S	SPI	SPI_CLK_R	13 50
	SPI_MLB	SPI_45S	SPI3X	SPI_MLB_CLK	50
	SPI_MLB	SPI_45S	SPI3X	SPI_SMC_CLK	40 50
	SPI_MLB	SPI_45S	SPI3X	SPI_ALT_CS_L	50
	SPI_MLB	SPI_45S	SPI	SPI_CS0_L	50
	SPI_MLB	SPI_45S	SPI	SPI_CS0_R_L	13 50
	SPI_MLB	SPI_45S	SPI3X	SPI_MLB_CS_L	50
	SPI_MLB	SPI_45S	SPI3X	SPI_SMC_CS_L	40 50
	SPI_MLB	SPI_45S	SPI3X	SPI_ALT_IO1_MISO	13 50
	SPI_MLB	SPI_45S	SPI	SPI_MISO	50
	SPI_MLB	SPI_45S	SPI	SPI_MISO_R	50
	SPI_MLB	SPI_45S	SPI3X	SPI_MLB_IO1_MISO	50
	SPI_MLB	SPI_45S	SPI3X	SPI_SMC_MISO	40 50
	SPI_MLB	SPI_45S	SPI3X	SPI_ALT_IO0_MOSI	50
	SPI_MLB	SPI_45S	SPI	SPI_MOSI	50
	SPI_MLB	SPI_45S	SPI	SPI_MOSI_R	13 50
	SPI_MLB	SPI_45S	SPI3X	SPI_MLB_IO0_MOSI	50
	SPI_MLB	SPI_45S	SPI3X	SPI_SMC_MOSI	40 50
	SPI_MLB_IO2	SPI_45S	SPI3X	SPI_IO<2>	13 50
	SPI_MLB_IO2	SPI_45S	SPI3X	SPI_MLB_IO2_WP_L	50
	SPI_MLB_IO2	SPI_45S	SPI3X	SPI_ALT_IO2_WP_L	50
	SPI_MLB_IO3	SPI_45S	SPI3X	SPI_IO<3>	13 50
	SPI_MLB_IO3	SPI_45S	SPI3X	SPI_MLB_IO3_HOLD_L	50
	SPI_MLB_IO3	SPI_45S	SPI3X	SPI_ALT_IO3_HOLD_L	50
	SPI_TPAD	SPI_45S	SPI	TPAD_SPI_SCLK	38 85
	SPI_TPAD_CS	SPI_45S	SPI	TPAD_SPI_CS_L	38 85
	SPI_TPAD	SPI_45S	SPI	TPAD_SPI_MISO	38 85
	SPI_TPAD	SPI_45S	SPI	TPAD_SPI_MOSI	38 85

SYNC MASTER=CLEAN\_X305\_PRG

SYNC DATE=02/18/2014

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM> D

REVISION  
<E4LABEL>

BRANCH  
<BRANCH>

PAGE  
113 OF 119

SHEET  
91 OF 97



## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.

CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down

SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

## Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

## Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	MEM_A_CLK0	MEM_72D	MEM_CLK
	MEM_A_CLK0	MEM_72D	MEM_CLK
FF00	MEM_A_CLK1	MEM_72D	MEM_CLK
FF00	MEM_A_CLK1	MEM_72D	MEM_CLK
	MEM_A_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_A_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_A_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_A_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_A_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_A_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_A_CMD	MEM_40S	MEM_CMD
	MEM_A_CMD	MEM_40S	MEM_CMD
	MEM_A_CMD	MEM_40S	MEM_CMD
	MEM_A_CMD	MEM_40S	MEM_CMD
	MEM_A_CMD	MEM_40S	MEM_CMD
	MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0
	MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1
	MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2
	MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3
	MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4
	MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5
	MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6
FF00	MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7
FF00	MEM_A_DQS0	MEM_85D	MEM_A_DQS_0
	MEM_A_DQS0	MEM_85D	MEM_A_DQS_0
	MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
	MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
	MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
	MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
	MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
	MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
	MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
	MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
	MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
	MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
FF00	MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
FF00	MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
FF00	MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
FF00	MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
	MEM_B_CLK0	MEM_72D	MEM_CLK
	MEM_B_CLK0	MEM_72D	MEM_CLK
FF00	MEM_B_CLK1	MEM_72D	MEM_CLK
FF00	MEM_B_CLK1	MEM_72D	MEM_CLK
	MEM_B_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_B_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_B_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_B_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_B_CNTL0	MEM_40S	MEM_CTRL
FF00	MEM_B_CNTL1	MEM_40S	MEM_CTRL
FF00	MEM_B_CMD	MEM_40S	MEM_CMD
	MEM_B_CMD	MEM_40S	MEM_CMD
	MEM_B_CMD	MEM_40S	MEM_CMD
	MEM_B_CMD	MEM_40S	MEM_CMD
	MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0
	MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1
	MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2
	MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3
	MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4
	MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5
	MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6
	MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7
	MEM_B_DQS0	MEM_85D	MEM_B_DQS_0
	MEM_B_DQS0	MEM_85D	MEM_B_DQS_0
	MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
	MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
	MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
	MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
	MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
	MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
	MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
	MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
	MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
	MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
FF00	MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
FF00	MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
FF00	MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
FF00	MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
		MEM_PWR	PP0V75_S3 MEM VREFD0 A
FF00		MEM_PWR	PP0V75_S3 MEM VREFCA
FF00		MEM_PWR	PP1V35_S3 MEM

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	114 OF 119
		SHEET	92 OF 97



DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0> 28 31
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0> 28 31
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0> 31
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> 28 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> 28 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> 28 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> 28 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0> 28 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0> 28 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1> 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1> 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1> 28 31 87
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1> 28 31 87
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P 28 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N 28 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N 31


	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0> 28 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0> 28 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0> 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1> 28 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1> 28 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1> 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3> 28 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> 28 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3> 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0> 28 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1> 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1> 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P 28 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N 28 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N 32

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0> 28
		DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0> 28
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P 28
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N 28
	TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK 28
	TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI 28
	TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO 28
	TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L 28

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	115 OF 119
		SHEET	93 OF 97

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

































### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND











### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	35 36
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	35 36
	S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	35 36
	S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	35 36
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	35 36
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_P<0>	35 36
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_N<0>	35 36
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_P<1>	35 36
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_N<1>	35 36
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	35 36
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	35 36
	S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	35 36
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	35 36
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	35 36
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	35 36
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	35 36
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	36 86
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	36 86
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	35 36
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	35 36
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	36 86
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	36 86
			S2_MEM_PWR	PP1V35_CAM	35 36
			S2_MEM_PWR	PP0V675_CAM_VREF	35 36
			S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	36
			S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	36





SYNC_MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	116 OF 119
		SHEET	94 OF 97



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 40 43 86
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 40 43 86
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	40 43 48
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	40 43 48
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 40 43 48 69 76 85 86
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 40 43 48 69 76 85 86
 SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_S3_SCL	40 43 56 57 86
 SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	40 43 56 57 86
 SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	40 42


SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 1T01_DIEFFPAIR	1T01_DIEFFPAIR		CHGR_CSI_P	57
 1T01_DIEFFPAIR	1T01_DIEFFPAIR		CHGR_CSI_N	57
 1T01_DIEFFPAIR	1T01_DIEFFPAIR		CHGR_CSO_P	57
 1T01_DIEFFPAIR	1T01_DIEFFPAIR		CHGR_CSO_N	57

SYNC\_MASTER=SIDLE\_J45

SYNC\_DATE=12/10/2012

SMC Constraints

 Apple Inc.

DRAWING\_NUMBER<SCH\_NUM>

SIZED

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE117 OF 119

SHEET95 OF 97

D

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GRID	*	GRID_P2MM
CPU_VCCSENSE	GRID	*	GRID_P2MM

NET_SPACING_TYP#1	NET_SPACING_TYP#2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20#1
GND	PCIE_*	*	GND_P20#1
GND	SATA_*	*	GND_P20#1
USB	GND	*	GND_P20#1
CLK_PCIE	SB_POWER	*	PWR_P20#1
SB_POWER	SATA_*	*	PWR_P20#1
USB	SB_POWER	*	PWR_P20#1

CBA

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	ISNS CPUDDR P
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	ISNS CPUDDR N
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	ISNS CPU DDR R P
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	ISNS CPU DDR R N
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	CPUTHMSNS D2 P
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	CPUTHMSNS D2 N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCD PANEL P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCD PANEL N
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	DDR3THMSNS D1 P
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	DDR3THMSNS D1 N
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	FINTHMSNS D P
REPO	SENSE_DIFFPAIR	THERM 1701 45S	THERM	FINTHMSNS D N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS 1V35 MEM P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS 1V35 MEM N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS 1V35 MEM R P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS 1V35 MEM R N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS AIRPORT P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS AIRPORT N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS AIRPORT R P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS AIRPORT R N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCDCLKIT N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCDCLKIT P
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCD PANEL N
REPO	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS LCD PANEL P

1E50		THERM 1701 45S	THERM	ISNS SSD N	45
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	ISNS SSD R P	45
1E50		THERM 1701 45S	THERM	ISNS SSD R N	45
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	P1V05S0 CS P	45 62
1E50		THERM 1701 45S	THERM	P1V05S0 CS N	45 62
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	DIFFERENTIAL_PAIR	
1E50		THERM 1701 45S	THERM	P1V05S0 SENSE P	62
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	P1V05S0 SENSE R	62
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	TBT THERMDP	28 48
1E50		THERM 1701 45S	THERM	TBT THERMDN	48
1E50	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSI R P	57
1E50		AUDIODIFF	AUDIO	CHGR CSI R N	57
1E50	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSO R P	57
1E50		AUDIODIFF	AUDIO	CHGR CSO R N	57
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	GFXIMVP ISNS2 P	79
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	GFXIMVP ISNS2 N	79
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS HS GPU P	47
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS HS GPU N	47
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS PP0V95_S0GPU_P	47 73
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	ISNS PP0V95_S0GPU_N	47 73
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	VDDCIS0 CS P	47 80
1E50	SENSE_DIFFPAIR	SENSE 1701 45S	SENSE	VDDCIS0 CS N	47 80
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	GPUTHMSNS D P	48
1E50	SENSE_DIFFPAIR	THERM 1701 45S	THERM	GPUTHMSNS D N	48

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN P
	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN N
	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN P
	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN N
	AUDIODIFF	AUDIO	RSUBIN P
	AUDIODIFF	AUDIO	RSUBIN N
	AUDIODIFF	AUDIO	LSUBIN P
	AUDIODIFF	AUDIO	LSUBIN N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 L P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 L N
	AUDIODIFF	AUDIO	AUD SPKRAMP RIN P
	AUDIODIFF	AUDIO	AUD SPKRAMP RIN N
	AUDIODIFF	AUDIO	AUD SPKRAMP LIN P
	AUDIODIFF	AUDIO	AUD SPKRAMP LIN N
	AUDIODIFF	AUDIO	SPKRAMP RIN P
	AUDIODIFF	AUDIO	SPKRAMP RIN N
	AUDIODIFF	AUDIO	SPKRAMP LIN P
	AUDIODIFF	AUDIO	SPKRAMP LIN N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SL OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SL OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SR OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SR OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN L OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN L OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN R OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN R OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 R P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 R N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	CODEC HS MIC P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	CODEC HS MIC N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 L P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 L N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD HS MIC P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD HS MIC N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	HS MIC P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	HS MIC N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD CONN HS MIC P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD CONN HS MIC N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 L P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 L N

DCBA



## GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

GDDR5\_CMD spacing can be relaxed to 2x per AMD recommendation for x32\_4.5G config.

### Breakout Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR5_*	*	BGA	GDDR5_BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_BGA	*	= 1.3x_DIELECTRIC	?

## GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	INFO	
FFFF	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
FFFF	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
FFFF	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
FFFF	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 A<8...0>
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 A<8...0>
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 ABI L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 ABI L
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 RAS L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 RAS L
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CAS L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CAS L
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 WE L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 WE L
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CKE L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CKE L
FFFF	FB A0 CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CS L
FFFF	FB A1 CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CS L
FFFF	FB A0 EDC<0>	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0>
FFFF	FB A0 EDC<1>	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1>
FFFF	FB A0 EDC<2>	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2>
FFFF	FB A0 EDC<3>	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3>
FFFF	FB A1 EDC<0>	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0>
FFFF	FB A1 EDC<1>	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1>
FFFF	FB A1 EDC<2>	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2>
FFFF	FB A1 EDC<3>	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3>
FFFF	FB A0 DBI L<0>	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0>
FFFF	FB A0 DBI L<1>	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1>
FFFF	FB A0 DBI L<2>	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2>
FFFF	FB A0 DBI L<3>	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3>
FFFF	FB A1 DBI L<0>	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0>
FFFF	FB A1 DBI L<1>	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1>
FFFF	FB A1 DBI L<2>	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2>
FFFF	FB A1 DBI L<3>	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3>
FFFF	FB A0 WCLK P<0>	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<0>
FFFF	FB A0 WCLK P<0>	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<0>
FFFF	FB A0 WCLK P<1>	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<1>
FFFF	FB A0 WCLK P<1>	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<1>
FFFF	FB A1 WCLK P<0>	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<0>
FFFF	FB A1 WCLK P<0>	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<0>
FFFF	FB A1 WCLK P<1>	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<1>
FFFF	FB A1 WCLK P<1>	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<1>
FFFF	FB A0 DQ BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<7...0>
FFFF	FB A0 DQ BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<15...8>
FFFF	FB A0 DQ BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<23...16>
FFFF	FB A0 DQ BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<31...24>
FFFF	FB A1 DQ BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<7...0>
FFFF	FB A1 DQ BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<15...8>
FFFF	FB A1 DQ BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<23...16>
FFFF	FB A1 DQ BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<31...24>
FFFF	FB A0 CMD R	GDDR5_45SE	GDDR5_CMD	FB A0 RESET L
FFFF	FB A1 CMD R	GDDR5_45SE	GDDR5_CMD	FB A1 RESET L









## GDDR5 FB B Net Properties


ELECTRICAL_CONSTRAINT_SET		REGION	EXT_TYPE	PIN_FUNCTION	
R399	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P	72
R400	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N	73
R401	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P	74
R402	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N	75
R403	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 A<8...0>	76
R404	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 A<8...0>	77
R405	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 ABI L	78
R406	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 ABI L	79
R407	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 RAS L	80
R408	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 RAS L	81
R409	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CAS L	82
R410	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CAS L	83
R411	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 WE L	84
R412	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 WE L	85
R413	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CKE L	86
R414	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CKE L	87
R415	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CS L	88
R416	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CS L	89
R417	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>	90
R418	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>	91
R419	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>	92
R420	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>	93
R421	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>	94
R422	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>	95
R423	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>	96
R424	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>	97
R425	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>	98
R426	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>	99
R427	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>	100
R428	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>	101
R429	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>	102
R430	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>	103
R431	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>	104
R432	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>	105
R433	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<0>	106
R434	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<0>	107
R435	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<1>	108
R436	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<1>	109
R437	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<0>	110
R438	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<0>	111
R439	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<1>	112
R440	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<1>	113
R441	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7...0>	114
R442	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15...8>	115
R443	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23...16>	116
R444	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31...24>	117
R445	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7...0>	118
R446	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15...8>	119
R447	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23...16>	120
R448	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31...24>	121
R449	FB_B0_RESET_L	GDDR5_45SE	GDDR5_CMD	FB B0 RESET L	122
R450	FB_B1_RESET_L	GDDR5_45SE	GDDR5_CMD	FB B1 RESET L	123

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		REV:002	REV:001	REV:002
ITEM	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>	69 82
ITEM	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>	69 82
ITEM	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>	69
ITEM	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>	69
ITEM	DP_INT_ML	DP_85D	DP INT ML P<3..0>	49 86
ITEM	DP_INT_ML	DP_85D	DP INT ML N<3..0>	49 86
ITEM	DP_85D	DISPLAYPORT	DP INT AUXCH C P	49 82
ITEM	DP_85D	DISPLAYPORT	DP INT AUXCH C N	49 82
ITEM	DP_INT_AUXCH	DP_85D	DP INT AUX P	49 85
ITEM	DP_INT_AUXCH	DP_85D	DP INT AUX N	49 85
ITEM	DP_85D	DISPLAYPORT	DP INT EG AUX P	76 77 8
ITEM	DP_85D	DISPLAYPORT	DP INT EG AUX N	76 77 8
ITEM	DP_85D	DISPLAYPORT	DP INT EG ML P<3..0>	76 82
ITEM	DP_INT_ML	DP_85D	DP INT EG ML N<3..0>	76 82
ITEM	DP_85D	DISPLAYPORT	DP INT IG AUX P	5 82 85
ITEM	DP_85D	DISPLAYPORT	DP INT IG AUX N	5 82 85
ITEM	DP_INT_ML	DP_85D	DP INT IG ML P<3..0>	5 82 85
ITEM	DP_85D	DISPLAYPORT	DP INT IG ML N<3..0>	5 82 85
ITEM	DP_EG_AUX	DP_85D	DP TBTSNK0 EG AUXCH P	76 77
ITEM	DP_EG_AUX	DP_85D	DP TBTSNK0 EG AUXCH N	76 77 8
ITEM	DP_EG_AUX	DP_85D	DP TBTSNK1 EG AUXCH P	76 77 8
ITEM	DP_EG_AUX	DP_85D	DP TBTSNK1 EG AUXCH N	76 77 8
ITEM	TBTSNK_AUXCH	DP_85D	DP TBTSNK0 AUXCH P	28 89
ITEM	TBTSNK_AUXCH	DP_85D	DP TBTSNK0 AUXCH N	28 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P	28 83 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N	28 83 89
ITEM	TBTSNK_AUXCH	DP_85D	DP TBTSNK1 AUXCH P	28 89
ITEM	TBTSNK_AUXCH	DP_85D	DP TBTSNK1 AUXCH N	28 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P	28 83 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N	28 83 89
ITEM	DP_TBT_ML	DP_85D	DP TBTSNK0 ML P<3..0>	28 89
ITEM	DP_TBT_ML	DP_85D	DP TBTSNK0 ML N<3..0>	28 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	76 85
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	76 89
ITEM	DP_TBT_ML1	DP_85D	DP TBTSNK1 ML P<3..0>	28 89
ITEM	DP_TBT_ML1	DP_85D	DP TBTSNK1 ML N<3..0>	76 77 8
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 89
ITEM	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 89

## Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL		SPACING
 HDMI	1-1-1 DIFFERENTIAL	GPU_CLK_TEST_RC_P	72
 HDMI	1-1-1 DIFFERENTIAL	GPU_CLK_TEST_RC_N	72
 HDMI GPU_CLK_TEST	1-1-1 DIFFERENTIAL	GPU_CLK_TEST_P	72
 HDMI GPU_CLK_TEST	1-1-1 DIFFERENTIAL	GPU_CLK_TEST_N	72
 HDMI_DATA	DE_85D	DISPLAYPORT HDMI EG DATA P<2..0>	76
 HDMI_DATA	DE_85D	DISPLAYPORT HDMI EG DATA N<2..0>	76
 HDMI_CLK	DE_85D	HDMI_CLK HDMI EG CLK_P	76
 HDMI_CLK	DE_85D	HDMI_CLK HDMI EG CLK_N	76

SYNCH MASTER=J45G AMD		SYNCH DATE=07/01/2014	
PAGE 111111			
GPU (AMD VENUS) Constraints			
	Apple Inc.	DRAWING NUMBER	SHEET
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		119	OF 119
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		97	OF 97