

MODEL NAME : *BCV00/BCV10*
PCB NO : *LA-D991P*

BOM P/N :

Dell/Compal Confidential

Schematic Document


SKYLAKE-H

2016-06-25

Rev: 1.0 (A00)


@ : Nopop Component
CONN@ : Connector Component
R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB
EMC@ : Pop of EMI parts
M2G@ : Micron GDDR5 2G for GPU
H2G@ : Hynix GDDR5 2G for GPU
S4G@ : Samsung GDDR5 4G for GPU
M4G@ : Micron GDDR5 4G for GPU
BreakDown@ : For measure power consumption
14GT@ : 14" GPU N16P-GT
15GX@ : 15" GPU N16P-GX

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2011/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			Date: Thursday, August 18, 2016	0.1000
			Sheet 1 of 70	



Compal Confidential

Project Code :
File Name :



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DB block diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date: Thursday, August 18, 2016	Sheet 3 of 70	0.1/200

Board ID	Resistor
X00	10K
X01	13.7K
X02	17.8K
X03	
A00	22.1K

USB3	DESTINATION
1	USB Conn 1
2	USB Conn 2
3	USB Conn 3 (IO Board)
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1
2	USB Conn 2
3	USB Conn 3 (IO Board)
4	NGFF1- WLAN
5	None
6	None
7	Card Reader
8	None
9	Touch screen
10	None
11	None
12	CAMERA

DDI	DESTINATION
1	Converter
2	Converter
3	Converter

LPC	DESTINATION
LPC0	MEC1404
LPC1	DEBUG PORT

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	None	7	None
Lane 2	None	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	LAN		
Lane 6	WLAN		
Lane 7	None		
Lane 8	None		
Lane 9	SSD	SATA	DESTINATION
Lane 10	SSD	0A	SSD
Lane 11	SSD	1A	SSD
Lane 12	SSD	N/A	N/A
Lane 13	SSD	N/A	N/A
Lane 14	None	0B	None
Lane 15	None	1B	HDD
Lane 16	None	2	None
		3	None

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	LAN	12	GPU
3	NGFF-1 WLAN	13	None
4	None	14	None
5	None	15	None
6	NGFF-2 SSD		
7	None		
8	None		
9	None		


Symbol Note :




: means Digital Ground



: means Analog Ground





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/08/25		2012/07/25		XDP CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
				Rev	
				0.1/200	
Date:		Thursday, August 18, 2016		Sheet 6 of 70	



Date: Thursday, August 18, 2016 Sheet 8 of 70

CFG Straps for Processor


Stall reset sequence after CPU PLL lock until de-asserted	
CFG0	<p>* 1 = (Default) Normal Operation; No stall.</p> <p>0 = Stall.</p>



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>* 0: Lane Reversed</p>











Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>







PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled
	10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
	00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	<p>★ 1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>




Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D ENGINEERING AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NO INFORMATION NOTED HEREON IS TO BE RELEASED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	PROCESSOR(4/7) RSVD.CFG
			Document Number	Rev 0.1/000
			Date:	Document August 15, 2016
			Sheet	6 of 70




Security Classification	Compal Secret Data			Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	PROCESSOR(5/7) PWR,BYPASS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Thursday, August 18, 2016				Sheet	0.10/100
				10	70
















The circuit diagram shows a +0.6V DC voltage source at the top left, connected to a common rail. Five capacitors, labeled CD1 through CD5, are connected in parallel between this common rail and a ground symbol at the bottom. Each capacitor is represented by two parallel vertical lines, with its value "10U 0003 8.3V9M" printed next to it.

The diagram shows three horizontal lines representing signals: DIMM_CHA_SA2, DIMM_CHA_SA1, and DIMM_CHA_SA0. These lines are connected to a common ground symbol on the right. DIMM_CHA_SA2 has a small circle at the connection point, DIMM_CHA_SA1 has a small circle, and DIMM_CHA_SA0 has a small circle. The ground symbol is a triangle with a horizontal line through it.





All VREF traces should
have 10 mil trace width

Security Classification	Compal Secret Data		Compal Electronics, Inc. Title DDRII DIMMA Document Number LA-D991P Date Thursday, August 18, 2016 Sheet 14 of 70	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Rev 0.1(00)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO PART OF THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE LOANED, REPRODUCED, COPIED, OR IN ANY MANNER DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				



All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Serial Number		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS PROHIBITED. THIS INFORMATION IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				LA-D991P		0.10
Date:				17 Aug 18, 2016		Sheet 15 of 70









PCH Strap PIN

DisplayPort* Disabling and Termination Guidelines






Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Port C	DDPC_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Port D	DDPD_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect






[37] HDA_SDOIN_AUDIO









[7] AUD_AZA_CPU_SDO
[7] AUD_AZA_CPU_SDI_R
[7] AUD_AZA_CPU_SCLK






[40] PCH_RTCRST#




[48] PCH_RSMRST#





[48] PCH_SMBCLK







[48] PCH_SMBDATA







[48] PCH_DPWRK




[48] PCH_SMBCLK









[48] PCH_SMBDATA







[48] PCH_DPWRK



[48] PCH_SMBCLK





[48] PCH_SMBDATA



Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using PPT.

ME_FWP_PCH has internal 20K PD.

FLASH DESCRIPTOR SECURITY OVERRIDE
Disable ME Protect (ME can be updated) ----> Pin1 & Pin2 short
Enable ME Protect (ME cannot be updated) --> Pin3 & Pin2 short(Default position)



Top Swap Override (Internal PD)
HIGH LOW(DEFAULT) ENABLE DISABLE






TLS CONFIDENTIALITY
HIGH LOW(DEFAULT) vPRO non-vPRO



EC interface
HIGH LOW(DEFAULT) ESPI LPC

PCHHOT#
HIGH LOW(DEFAULT) Enable Disable




Reserve for EMI
CH50 1 2 10P 0402 25V8J HDA_BITCLK
CH51 1 2 10P 0402 25V8J HDA_SDOUT
Reserve for RF please close to UH1


Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	0.1/200
Date	Thursday, August 18, 2016	Sheet	18 of 70







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/08/25		Deciphered Date	
				2012/07/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PCH (6/8) PWR	
				Size	Document Number
				Rev	01000
				LA-D991P	
Date:				August 18, 2016	
Sheet				21 of 70	








[27] FBA_D[0..63] <<> FBA_D[0..63]





Security Classification	Compel Secret Data		Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			N16P GDDR5 A LA-A302T	
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Thursday, August 18, 2016 Sheet 28 of 70	

Memory Partition A - Lower 32 bits



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	N16P GDDR5 B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	01/0001
				LA-A302P	
				Date	Thursday, August 18, 2016
				Sheet	29 of 70



4Gb G5	Vendor PN	Die Revision	Strap
Hynix	H5GC4H24AJR- R0C	A-die	0x6
Micron	EDW4032BABG- 70-F	A-die	0x4
8Gb G5	Vendor PN	Die Revision	Strap
Samsung	K4G80325FB- HC28	B-die	0x8
Micron	MT51J256M32HF- 70:A	A-die	0x9


Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111



Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				


+3.3V_GFX_RUN




+3VALW to +3.3V_GFX_AON




GPU Power Up Power Rail Sequence




GPU Power Down Sequence




GPU Power Up Sub-system Sequence




GPU Power Down Sub-system Sequence




Discharge




+5VALW to +5VS
+3VALW to +3VS




Close UZ1




Close UZ1



eDP & Camera Load Switch





+VCCST Load Switch




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-D991P
				Rev
				0.1/200
				Date
				Thursday, August 18, 2016
				Sheet
				32 of 70


+1.2V_DDR Enable



+VCCSTG Load Switch






+VCCPLL_OC Load Switch






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE-KB9012/ KC3810
Size	Document Number	Rev	0.1/2000	
Date:	Thursday, August 18, 2016	Sheet	33	of 70





CCD +DMIC Conn.





60mil



Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET OF DRAWING IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THIS SHEET OF DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. WITHIN THIS SHEET NO THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			eDP /TS conn. Size <u>LA-D991P</u> Date <u>Tuesday, August 16, 2016</u> <u>13:44</u> of <u>76</u>	



Security Classification		Compal Secret Data		Compal Electronics, Inc. DC/DC INTERFACE	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				C	1/000
				Document Number LA-361P	
Date:				Sheet 35 of 70	




The diagram illustrates the HDMI interface circuit for the AP2330W-7_SC59-3 board. It shows the connection of the HDMI_HPLUG and HDMI_CEC signals to the JHDMI1 connector. The circuit includes a +5V_SVS power source, a +VDSIPLAY_VCC power source, and a W=40mils trace width. The diagram also shows the connection of the HDMI_HPLUG and HDMI_CEC signals to the JHDMI1 connector. The diagram includes a table of components and their values.


Component	Value	Notes
AP2330W-7_SC59-3	AP2330W-7_SC59-3	Chip
W	40mils	Trace width
Capacitors	0.1uF, 0.402 25V6	Filter capacitors
Resistors	0.1uF, 0.402 25V6	Filter resistors
HDMI_HPLUG	HDMI_HPLUG	Signal line
HDMI_CEC	HDMI_CEC	Signal line
JHDMI1	JHDMI1	Connector
ACON_HMR2E-AK120D	ACON_HMR2E-AK120D	Connector

Security Classification		Compal Secret Data		Compal Electronics, Inc. HDMI	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-C361P	Rev 0.100
				Date:	Thursday, August 18, 2016
				Sheet	36 of 70

5
Main Func = Audio




Subwoofer AMP




Mode	Gain	RA65 (ohm)	RA67 (ohm)
Master	20dB	NC	0
	26dB	75K	15K
	32dB	65K	25K
	36dB	55K	35K
Slave	20dB	45K	45K
	26dB	35K	55K
	32dB	25K	65K
	36dB	0	NC


Connector for Keyboard




Connector for Keyboard Backlight



Fuse for Backlight




Touch pad




RTC Battery non- Charge Function

RTC Battery +RTCBATT





PWM FAN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	FAN/TP/KB/PWR SW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Rev
				ment Number	0.1(X00)
				LA-D991P	
				Date:	Thursday, August 18, 2016

Fintek thermal sensor
placed TOP near between GPU & CPU







REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"



Address 1001_101xb
2nd source
SA000029210-->EMC1403-2-AIZL-TR






M.2 Slot-A Key-A (WLAN + BT)



M.2 Slot-C Key-M (SSD)




HDD CONN




USB Powershare


Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP

Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)





USB3.0 / USB2.0 Port1








USB3.0 / USB2.0 Port1




Place close to JUSB1








USB3.0 / USB2.0 Port2 (Power share)




Place close to JUSB2




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	USB conn.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev		
				LA-D991P	0.1(00)		
				Date:	Thursday, August 18, 2016	Sheet	46 of 70









LED Board Connector




I/O & APS & UART CONN




TO PWR BOARD



Screw Hole








Power Button & LED (Reserve)




Security Classification		Compal Secret Data		Compal Electronics, Inc. TPM/BTB conn.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPATENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D991P	0.1(x)
Date:				Tuesday, November 01, 2016	Sheet	49 of 70

MODEL NAME : *BCV00/ BCV10*
PCB NO : *LA-D991P*

Bom Structure




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/10	Deciphered Date	2014/05/01	Title	NOTE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D991P	0.1000
Date		Thursday, August 18, 2016		Sheet	51 of 70




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, August 18, 2016
				Sheet	52 of 70
				Rev	0.1(000)

When CMPIN> Vref(2.3V/1.3V)
CMPOUT=floating




ENG0012879 Circuit-1
Delay Adapter OC H_PROCHOT# 2ms while
Hybrid power transition




Erp lot 6 circuit


Rest of support elements (37.1)




Ref ENG0012879 Circuit-2
HW Asserts H_PROCHOT# when ac adapter
is being unplugged and keep low for 10ms
until SW prochoth# is issued by EC



Ref ENG0012879 Circuit-4
HW Asserts H_PROCHOT# when battery
is being unplugged and keep low for 10ms
until SW prochoth# is issued by EC



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/11/05	Deciphered Date	2015/11/05	Title	PWR CHARGER(BQ24780S)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	Rev 0.1(000)
				Date	Thursday, August 18, 2016
				Sheet	55 of 70



VFB=0.6V
Vout=0.6V* (1+R1/R2)
Vout=1.2V
Fsw=600KHz
 600KHz
 Icout=0.542A@19.5V
 IL=1.88A@19.5V
 ripple=6.32mV@19.5V

Mode	S3	S5	VOUT	VTT
Normal	H	H	on	on
Stadby	L	H	on	off
Shutdown	L	L	off	off

Note: S3 - sleep ; S5 - power off

+1.2V_DDRP
 @ PJP500
 JUMP 43X118
 1 2


+1.2V_DDR
 TDC 5.1A
 Peak Current 7.3A
 OCP current 8A

+0.6VSP
 @ PJP501
 JUMP 43X39
 1 2


+0.6VS
 TDC 0.7A
 Peak Current 1A
 OCP Current 2A


DDR controller(35.3), Support component(35.4)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/17	Deciphered Date	2014/12/05	Title	PWR +1.2V_DDR/0.6VS(SY8210)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D991P
				Date:	Thursday, August 18, 2016
				Sheet	57 of 70
				Rev	0.1(X00)



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2011/06/02		2013/10/28		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PWR VCCIO 0.95V(SY8286)		Rev	
Date: Thursday, August 18, 2016		Sheet 59 of 70		LA-D991P	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	PWR +1.35VDGPU(TPS51212)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-D991P
				Date:	Thursday, August 18, 2016
				Sheet	61 of 70

GPU_CORE (0.95V)	GPU_CORE (0.95V)
N16P-GT GDDR5_30W	N16P-GT GDDR5_50W
TDC 30.8A	TDC 51.1A
Peak Current 53.6A	Peak Current 87A
OCF current 80A	OCF current 130A
DCR 0.82mohm +/- 5%	DCR 0.82mohm +/- 5%
	TYP MAX
H/S Rds(on) : 6.8mohm	H/S Rds(on) : 8.6mohm
L/S Rds(on) : 2.0mohm	L/S Rds(on) : 2.5mohm

+GPU_CORE (place under GPU)




+GPU_CORE (place near GPU)



Under:
1. 4.7uF*15 (SE000008L80)
2. 1uF*8 (SE000000WV00)
Note:
1. 4.7uF*5 (SE093475K80)
2. 22uF*14 (SE000001120)

VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	PWR +1.35VDGPU(TPSS1212)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DESIGN GROUP OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Name	Rev 0.10/00
				LA-D991P	
				Date: Thursday, August 18, 2016	Sheet 65 of 70



PROG sets (Base on FMTBD.6 July 25, 2014)

PROG1 Vboot :0V
slew rate :30 mV/us

PROG2 IMAX VR A :70A


PROG3 IMAX VR A :55A


PROG4 DROOP VR GT :Active
DROOP VR A :Active
DROOP VR SA :Active
VR A and VR GT SWITCHING FREQUENCY:583 (kHz)

PROG5 VR SA IMAX(A):12A
VR SA SWITCHING FREQUENCY :450 (kHz)

CPU_Vcore controller(36.1), Drivers(36.2), Support component(36.3)
Acoustic Noise B+ Bulk CAP(37.2)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/02	Deciphered Date	2013/10/28	Docu ID	PWR-VCORE ISL95829
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	1	Docu Number	LA-D991P	Rev	0.0100
Date	January 18, 2016	Sheet	63	of	70





2.5V_MEM controller(35.13), Support component(35.14)

+2.5V_MEM
TDC 0.63A
Peak Current 0.9A
OCP Current 3.5A



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +2.5V MEM		
				Document Number	LA-D991P	Rev 0.1(X00)
Date: Thursday, August 18, 2016				Sheet	67	of 70

D

C

B

A

D

C

B

A

				A
Title				
<Title>				
Size	Document Number			Rev
A	<Doc>			0.1(X00)
Date:	Thursday, August 18, 2016		Sheet	68 of 70

Page 1

[illegible]

5					4					3					2					1				
D																								
C																								
B																								
A																								

Title																								
<Title>																								
Size		Document Number																				Rev		
A		<Doc>																				<RevCoo		
Date:					Thursday, August 18, 2016										Sheet		70		of		70			
5					4					3					2					1				

Title																								
<Title>																								
Size					Document Number															Rev				
A					<Doc>															<Rev Code>				
Date:					Thursday, August 18, 2016										Sheet					70 of 70				