





PCH Buffer Through Mode for Pre-Silicon








5					4					3					2					1				
D																								
C																								
B																								
A																								
															<Core Design>									
															PEGATRON Title : POWER SEQUENCE									
															PEGATRON CORPORATION Engineer: Ethan_Chen									
Size					Project Name															Rev				
A					IPISB-NK															1.03				
Date: Wednesday, April 20, 2011															Sheet 6 of 80									
5					4					3					2					1				




<Core Design>

PEGATRON		Title : POWER SEQUENCE	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size	Project Name		Rev
A	IPISB-NK		1.03
Date: Wednesday, April 20, 2011		Sheet	7 of 80





<Core Design>

PEGATRON		Title : POWER SEQUENCE	
PEGATRON CORPORATION		Engineer:	<i>Ethan_Chen</i>
Size A	Project Name IPISB-NK		Rev 1.03
Date: Wednesday, April 20, 2011		Sheet	8 of 80



DDR3_A



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO HR3.2
ROUTE B5 TO HR3.2 AS A SEPERATE 10 MIL TRACE


PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : PCIE/DMI/FDI 3-6

PEGATRON CORPORATION Engineer: Ethan_Chen




Size A3 Project Name IPISB-NK Rev 1.03

Date: Wednesday, April 20, 2011 Sheet 11 of 80







SOCKET_1155P



SOCKET_1155P



SOCKET_1155P


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCC 5 - 6


PEGATRON CORPORATION Engineer: Ethan_Chen

Size	Project Name	Rev
A3	IPISB-NK	1.03

Date: Wednesday, April 20, 2011 Sheet 13 of 80




BACKPLATE1




PT44P11-6401

ILM1



SOCKET1156_ILM




PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : VSS 6 - 6


PEGATRON CORPORATION Engineer: Ethan Chen

Size A3 Project Name IPISB-NK Rev 1.03


Date: Thursday, April 21, 2011 Sheet 14 of 80










NOTE:
DIMM Placement for different platform





5					4					3					2					1				
D																								
C																								
B																								
A																								

PEGATRON			Title : PLTRST_CPU#&SMbus		
PEGATRON CORPORATION			Engineer: Ethan_Chen		
Size	Project Name				Rev
A	IPISB-NK				1.03
Date: Wednesday, April 20, 2011			Sheet 19 of 80		







LCD CONN NB & GPU colay



GNT1#	SATA1GP /GPIO19	Boot Device
0	0	LPC
1	0	PCI
1	1	SPI



NOTE:
Used for for DMI, PCIe(PCle 2.0 jitter spec compliant).



USB3.0 REAR

USB3.0 SIDE

CR

WLAN

TVT

LAN REAR MODULE

LAN

for H61,
PCIe ports 7 and 8 are disabled.

U2B

DMI


PCIE

COUGARPOINT

USB

CLKIN_DOT_96N
CLKIN_DOT_96P

USBRBIAS#
USBRBIAS



#1 USB Debug port

Rear x4

Web Cam

Touch Panel

#2 USB Debug port

side x2

WL

Dongle

NOTE:
Used for integrated graphics, generate USB backbone,
24MHz HDA bit, and 48MHz clock.

NOTE:
trace length < 200 mils

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : PCIE/USB/DMI 2-9


PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3 Project Name IPISB-NK Rev 1.03


Date: Thursday, April 21, 2011 Sheet 24 of 80

SR40	SR41	Description
I	NI	iAMT
NI	I	non iAMT











NOTE: HDA_SYNC
On-die PLL VR voltage selector.
Hi: supplied by 1.5V.
Low: supplied by 1.8V.




NOTE: HDA_SDO
Disable ME in Manufacturing Mode
--> connect to VCC.




NOTE:
SUSACK# and SUSWARN#
can be tied together if EC/SIO
does not want to involve in
the handshake mechanism
for the Deep Sleep state
entry and exit.



PIN	HIGH	LOW	DESCRIPTION
GPIO15	Enable	Disable	TLS confidentiality
GPIO28	Enable	Disable	On-Die PLL VR





NOTE:

1. Prioritize 27/14/24/48/25-MHz FLEX on FLEX1/3.
2. Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0/2 if more than 2 PCI clocks + PCI loopback are routed.
3. With 2 PCI clocks routed (or less), prioritize the FLEX clocks to FLEX1/3
 - a. 27MHz(SSC/non-SSC)
 - b. 14.31818MHz
 - c. 24/48
 - d. 25MHz


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CLK/NVRAM/FDI 6-9

PEGATRON CORPORATION Engineer: Ethan_Chen


Size A3	Project Name IPISB-NK	Rev 1.03
------------	--------------------------	-------------

Date: Wednesday, April 20, 2011 Sheet 28 of 80



NOTE:
Trace needs to be at least 20 mils width with full VSS/VCC reference plane

NOTE:
Splitting 2 power trace/shape



VccCore_001
VccCore_002
VccCore_003
VccCore_004
VccCore_005
VccCore_006
VccCore_007
VccCore_008
VccCore_009
VccCore_010
VccCore_011
VccCore_012
VccCore_013
VccCore_014
VccCore_015
VccCore_016
VccCore_017
VccCore_018
VccCore_019
VccCore_020
VccCore_021
VccCore_022

VccIO_018
VccSSC_01
VccSSC_02
VccIO_001
VccIO_002
VccIO_003
VccIO_004
VccIO_013
VccIO_012
VccIO_014

VccDIFFCLKN_01
VccDIFFCLKN_02
VccDIFFCLKN_03

VccAFDIPLL
VccAClk

VccAPLLEXP
VccAPLLSATA
VccAPLLDMI2
VccClkDMI

VccADAC
VccADPLL
VccADPLLB


COUGARPOINT

NOTE:
Splitting 2 power trace/shape on pins AV24/AV26 to AY25/AY27, and AE40 to AG38/AG40.

NOTE:
Splitting 2 power traces on pins AC20 to AE20.

NOTE:
VccAFDIPLL and VccAClk can be NC in on-die VR mode.

NOTE:
VccAPLLEXP, VccAPLLSATA, and VccAPLLDMI2 can be NC in On-Die VR mode.



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : VCC/PLL 7-9

PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3 Project Name IPISB-NK Rev 1.03




Date: Wednesday, April 20, 2011 Sheet 29 of 80


SATA CONNECTOR




CHANNEL 1 MASTER
White
ODD



CHANNEL 0 MASTER
Dark Blue
HDD









<Core Design>			Title : <i>N/A</i>	
PEGATRON			Engineer: <i>Ethan Chen</i>	
Pegatron Corp.				
Size	Project Name			Rev
C	IPISB-NK			1.03
Date: Wednesday, April 20, 2011		1	Sheet	35 of 80




AMP POWER





SPEAKER AMP









PEGATRON Title : AMP/PWR			
PEGATRON CORPORATION		Engineer: Ethan Chen	
Size	Project Name	Raw	
A2	IPISB-NK	1.03	
Date: Thursday, April 21, 2011		Sheet 43 of 80	













Core Design:	
PEGATRON Title : Audio Jack	
Size : Project Name : IPISB-NK	
Date : Wednesday, April 20, 2011	
Sheet 41 of 80	
Rev 1.03	
Engineer: Ethan Chen	



close to USB conn.




NOTE:
0722-0066000 ESD PROTECTION SOT1059 NXP/IP4284CZ10-TB
0722-003Y000 ESD PROTECTION TSLP-9-1 INFINEON/ESD5V34U4-HDMI

1213-00LN000 USB2.0


PIN NO.	1	2	3	4
SIGNAL NAME	VBUS	D-	D+	PGND
REMARK	USB2.0 CONTACT PIN			

Gold flash only
Co-lay USB connector
1213-00LH000 USB3.0
1213-00LN000 USB2.0




<Core Design>


PEGATRON		Title : N/A	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size A3	Project Name IPISB-NK		Rev 1.03
Date: Wednesday, April 20, 2011		Sheet 46 of 80	




External RTC Circuitry



Battery Socket




Touch Panel




CLR CMOS AND PASSWORD CIRCUIT

PASSWORD	
1-3	CLEAR
3-5	Default


CMOS RTC	
2-4	CLEAR
4-6	Default




VGA Debug




HP debug port




G/\mathbb{F} 






HDD LED



Power supply LED




original:
0713-018L000

<Core Design>


PEGATRON		Title : PWE LED	
PEGATRON CORP.		Engineer: Ethan_Chen	
Size	Project Name	Rev	
A3	IPISB-NK	1.03	
Date: Thursday, April 21, 2011	Sheet 54	of 80	

SM BUS Control

To PCH, PCI, and PCIE Slot



SPI BIOS ROM - 64 Mb or 32Mb














PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SM BUS & SPI ROM

PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3 Project Name IPISB-NK Rev 1.03

Date: Wednesday, April 20, 2011 Sheet 55 of 80







08M1-14B2200 08M1-14B3100
08M1-14B2000 08M1-14B3000
08M1-14B2100 08M1-14B3200

VESA mount hole


<Core Design>

PEGATRON		Title : SCREW HOLE	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size A	Project Name IPISB-NK		Rev 1.03
Date: Wednesday, April 20, 2011		Sheet 56 of 80	





PEGATRON		Title : PLTRST_CPU#&Smbus	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size A	Project Name IPISB-NK		Rev 1.03
Date: Wednesday, April 20, 2011		Sheet 58 of 80	



[illegible]

05X00Z2FC330 32Mb

0500-00P5000 (512Kb SPI)

Note: Close to EC

Debug Card CON

26, 49, 59 LAD0

26, 49, 59 LAD1

26, 49, 59 LAD2

26, 49, 59 LAD3

26, 49, 59 LPC_FRAME#

28 CLK_DBGPC11

VP J120

14

13

12

11

10

9

8

7

6

5

4

3

2

1

NI C3802 10PF/50V

GND

NI CB158 0.1UF/16V

GND

+3.3V

PR914

1

2

1K

SUSB_EC#


SUSB_PWR

63, 65, 66, 69

57, 59, 60

<Core Design>			
PEGATRON		Title : ECJT8519E-2	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size Custom	Project Name IPISB-NK		Rev 1.03
Date: Thursday, April 21, 2011		Sheet 60 of 80	

change to SIMULA /AJ261B-Y090-42F, p/n applying....




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : UVP, OVP & +19VSB


PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3	Project Name IPISB-NK	Rev 1.03
------------	---------------------------------	-------------



Date: Wednesday, April 20, 2011 Sheet 61 of 80



Dual_PWR Load SW



Main_PWR Load SW



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : ATX POWER_24P

PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3	Project Name IPISB-NK	Rev 1.03
------------	--------------------------	-------------


Date: Thursday, April 21, 2011 Sheet 63 of 80


+19VSB
Iin=3.27A
Trace Width>130mil


+5VSB
I_{max}=12.41A
TDC=8.687A
Trace Width>500mil


+19VSB
Iin=1.63A
Trace Width>65mil

+3P3VSB
I_{max}=9.43A
TDC=6.601A
Trace Width>380mil










PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : N/A

PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3	Project Name IPISB-NK	Rev 1.03
------------	---------------------------------	-------------

Date: Wednesday, April 20, 2011 Sheet 68 of 80








+AC_BAT_SYS
Iin=1.026A
Trace Width>70mil

+1P05V_CPUIO
I_{max}=18.2A
TDC=12.74A
Trace Width>720mil

+0P925V_SA
I_{max}=8.8A
TDC=6.16A

without VCCIO_SEL trigger,
output = 1.05V



Place close to CPU bottom side

VCCIO Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560μF	3	7mΩ	1.4nH	Output	Various. See layout figures	1
22μF 0805 X5R	9	5mΩ	0.55nH	Output	Inside processor socket cavity	1, 2 3
0805 placeholders	16				Backside	


PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : 1P05V_CPUIO CAP

PEGATRON CORPORATION Engineer: Ethan_Chen

Size A3 Project Name IPISB-NK Rev 1.03

Date: Wednesday, April 20, 2011 Sheet 71 of 80










Table 2-2 Processor Requirements


Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	North of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	18	5mΩ	0.55nH	Output	14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible	1, 2, 3
Aluminum Electrolytic 390µF	4	51mΩ	6.1nH	Input		1
4.7µF X5R	9	7mΩ	0.6nH	Input		1

PL-CAP *4 +2(NI)
MLCC *18 +3(NI)



<Core Design>

Title		
<Title>		
Size	Document Number	Rev
A3	IPIB-NK	1.03
Date:	Wednesday, April 20, 2011	Sheet 75 of 80





Output CAP

Table 30-4. VCCAXG Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560uF	4	7mΩ	1.4nH	Output	East of processor - as close to RM keep-out as possible	1
22uF 0805 X5R	6	5mΩ	0.55nH	Output	4 - inside processor socket cavity 2(empty) - Bottom of board, near socket	1, 2 3
4.7uF X5R	3	7mΩ	0.6nH	Input		1


PL-CAP *4
MLCC *6





PEGATRON		Title : PLTRST_CPU#&Smbus	
PEGATRON CORPORATION		Engineer: Ethan_Chen	
Size A	Project Name IPISB-NK		Rev 1.03
Date: Wednesday, April 20, 2011		Sheet 77 of 80	

BOTTOM SIDE VIEW



PEGATRON Title : PCH XDP DEBUG

Size	Project Name	Rev
A3	IPISB-NK	1.03

Date: Wednesday, April 20, 2011 Sheet 79 of 80

