

ZZZ PCB@



PCB 1Q3 LA-D821P REV1 M/B 1
DA80017D010

UC1 KBL_15W_2+2@



S IC A31 FJ8067702739720 QKKS G0 2.4G
SA00009PJ0L

UC1 SKL_15W@



S IC FJ8066201931104 SR2EU D1 2.3G A31!
SA000092N4L

UC1 KBL_15W_I3@



SA0000A382L
KBL U SR2VN
S IC FJ8067702739738 SR2VN H0 2.4G A31!

UC1 KBL_15W_I5@



SA0000A372L
KBL U SR2VL
S IC FJ8067702739739 SR2VL H0 2.5G A31!

UC1 KBL_15W_I7@



SA0000A342L
KBL U SR2VM
S IC FJ8067702739740 SR2VM H0 2.7G A31!

UC1 KBL_15W_2+1@



S IC A31 FJ8067702739920 QKKQ G0 1.7G
SA00009QM0L

UC1 KBL_15W_SUP_ES@



S IC A31 FJ8067702739718 QKJW G0 2.6G
SA00009UR0L

Compal Confidential

BJA50 / BKA40 / BKD50 / BKD40 MB Schematic Document

LA-D821P

Rev: 1.0
2016.05.30

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

Cover Page


Size Document Number

LA-D821P

Rev

0.1

Date: Monday, June 06, 2016 Sheet 1 of 55



Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	SKL-U 2+2 Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Sheet	Rev
Date: Monday, June 06, 2016				2	0.1
Sheet				2	of 55

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
1	USB3.0 Port0
2	USB3.0 Port1
3	USB3.0 Port2 (IO Board)
4	USB2.0 Port0
5	HD CAM
6	Card Reader
7	Touch Screen
8	BT
9	Finger Printer
10	N/A


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				USB3.0 Port0
USB3.0-2	SSIC-1			USB3.0 Port1
USB3.0-3	SSIC-2			USB3.0 Port2 (IO Board)
USB3.0-4				N/A
USB3.0-5		PCIE-1		GPU
USB3.0-6		PCIE-2		GPU
		PCIE-3		GPU
		PCIE-4		GPU
		PCIE-5		WLAN
		PCIE-6		GLAN
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	N/A
		PCIE-9		N/A
		PCIE-10		N/A
		PCIE-11	SATA-1*	N/A
		PCIE-12	SATA-2	SATA SSD


PM TABLE

State	+RTC_CELL +RTC_VCC +3VLP +19VB	+1.0V_PRIM +1.0V_MPHYPLL +5VALW +3VALW +3.3V_ALW_DSW +1.8V_PRIM	+1.0V_VCCST +1.2V_DDR +2.5V_MEM +3VALW_PCH	+1.0VS_VCCIO +1.0V_VCCSTG +VCC_GT +VCC_SA +VCC_CORE +GPU_CORE +5VS +3VS +1.8VS +0.6V_DDR_VTT
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4&S5 / AC	ON	ON	OFF	OFF
S4&S5 / DC	ON	OFF	OFF	OFF


Board ID & Model ID table

Item	Pull-down(K ohm)	Pull-up (K ohm)	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT(X00)
2	100	13.7	2.902	DVT1(X01)
3	100	17.8	2.801	DVT2(X02)
4	100	22.1	2.703	Pilot(A00)
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.




Title			CPU (1/14)
Size	Document Number	Rev	
	LA-D821P	0.1	
Date:	Monday, June 06, 2016	Sheet	6 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DDR4, Ballout for B2B(Interleave)




DDR4 COMPENSATION SIGNALS




CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil

place cap near DRAM RESET# PIN












TO DGPU

SOC_GPIOC10 RC2041 2 0 0402 5% GPU_EVENT# >> GPU_EVENT# [51]
SOC_GPIOB16 RC1951 2 0 0402 5% GC6_FB_EN >> GC6_FB_EN [51.52]




Win7 Debug solution

Option 2 : For Open Chassis Platforms



PHASE ID	PHASE_ID1 (GPP_A19)	PHASE_ID2 (GPP_A18)
EVT	0	0
DVT1	0	1
DVT2	1	0
Pilot	1	1






PROJECT ID	PROJECT_ID (GPP_A21)
Dali	0
Astro	1

PROJECT ID	TPM_ID (GPP_C13)
SW_TPM	0
HW_TPM	1

VRAM ID (PCBA VRAM Size Config.)	VRAM_ID2 (GPP_A23)	VRAM_ID1 (GPP_B17)
UMA	0	0
2G	0	1
4G	1	0
Reserved	1	1

RESERVE ID	RESERVE_ID1 (GPP_C11)	RESERVE_ID2 (GPP_C12)



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

CPU (4/14)

LA-D821P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Title	Document Number	Rev
		0.1
Date: Monday, June 06, 2016	Sheet 9	of 55



1. Up to 12 PCIe[®] lanes (multiplexed with USB 3.0 ports, SATA Ports, ...
 - Only a maximum of 6 PCIe[®] ports (or devices) can be enabled at any time.
 - Ports 1-4, Ports 5-8, and Ports 9-12, can each be individually configured as x1, x2, x4, x8, 1x2 + 2x1 or 2x4.
2. Up to 3 SATA Ports (multiplexed with PCIe[®])
 - SATA Port 1 has the flexibility to be mapped to either PCIe[®] Port 8 or Port 11.
3. Up to 6 USB 3.0 ports (multiplexed with PCIe[®])
 - USB Dual Role (OTG) capability is available on USB 3.0 Port 1
 - One SSIC x1 port is multiplexed with USB 3.0 Port 2
4. One GbE lane
 - GbE can be mapped into one of the PCIe[®] Ports 3-5 and Ports 9-10
 - When GbE is enabled, there can be at most up to 5 PCIe[®] ports enabled.
5. Up to 2 Intel RST for PCIe[®] storage devices supported
 - Devices can be x2 or 10 x1
 - Devices can be implemented on PCIe Ports 5-8 and Ports 9-12




SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	SATA	SATA	PCIe/LAN	PCIe/LAN	N/A	N/A
Premium-U	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe/USB 3.0	PCIe/USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	PCIe/SATA	PCIe/SATA	PCIe/LAN	PCIe/LAN	PCIe/SATA	PCIe/SATA
Premium-Y	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe/USB 3.0	PCIe/USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	PCIe/SATA	PCIe/SATA	PCIe/LAN	PCIe/LAN	N/A	N/A

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title			
CPU (5/14)			
Size	Document	Number	Rev
		LA-D821P	0.1
Date:	Monday, June 06, 2016		Sheet 10 of 55

CFG[2][5][6][7] for SKYLAKE-H CPU CFG strap pin



For 2+3e Solut i on

PM_ZVM#
Zero Voltage Mode: Control Signal to OPC VR, when low OPC VR output is 0V.

PM_MSM#
Minimum Speed Mode: Control signal to VccEPIO VR (connected only in 2 VR soluti onf α OPQ.

Follow 546765_2014WW48_Skylake_MOW_Rev_1_0
Stuff 100k(RC184) for Cannonlake.
Un-stuff 100k(RC184) for Skylake

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.





Title			
CPU (8/14)			
Size	Document Number	Rev	
	LA-D821P	0.1	
Date:	Monday, June 06, 2016	Sheet	13 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PRIMARY CMC CONN



[11] PCH_RSMRST#_Q) PCH_RSMRST#_Q RC1581 CMC@ 2 1K 0402 5% XDP_HOOK0




Place to CPU side



Place to CPU side

XDP_SPI_IO2 = XDP_PRSENT_PCH
CFG3 = XDP_PRSENT_CPU



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		CPU (9/14)	
Size	Document Number	LA-D821P	
Date:	Monday, June 06, 2016	Sheet	14 of 55



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source


+VCC_CORE: 0.3~1.35V

+VCCGT: 0.3~1.35V
+VCCGTX: 0.3~1.35V




VCCGTX for SKYLAKE-U 2+3e only

SVID ALERT



SVID DATA




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title				Rev 0.1
CPU (10/14)				
Size	Document Number			
LA-D821P				
Date:	Monday, June 06, 2016	Sheet	15 of 55	



3VS

CD16
0.1uF




CD17
22uF

1

2

1

2

[illegible]

place cap near DIMM RESET PIN


DDR4_DRAMRST#

ESD

0.1uF 50V 0805


10 mil

All VREF traces should have 10 mil trace width


Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.			
Issued Date		2015/01/30		Deciphered Date		2016/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE CURRENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number		Rev	
				0.1					
				Date		Monday, June 05, 2016			
				Sheet		18		of 55	

Main Func = Other


Screw hole/FD/EMI stop




EMI reserve for PWR




Main Func = RTC




Main Func = LID Switch




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTC/Screw hole/EMI caps	
Size		Document Number		Rev	
Date:		Monday, June 06, 2016		Sheet 20 of 55	
LA-D821P		0.1			




Main Func = LCD




Main Func = LED



Main Func = CAM



Main Func = TS









Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2016/07/31	
2015/07/09		2016/07/31		LCD/Inverter CONN	
Size		Document Number		Rev	
1A-D821P		Monday, June 06, 2016		Sheet 25 of 55	
Date		Sheet		25 of 55	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Main Func = HDMI

2014.12.25
1. RHO1, RHO2, LH0, LH04 change to otp in (SI ZE : 050 4) and unpp
2. RHO1, RHO3, RHO5, RHO7, RHO2, RHO4, RHO6, RHO8, RHO13, RHO14, RHO15, RHO16, change to pop.




HDMI-OUT Connector



SATA HDD Connector




	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS28
TI	SA00003ZX00	4.7K	4.7K	NC	NC	NC	2K	V
PARADE	SA00007JU00	7.5K	NC	V	V	V	NC	NC




CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	




Main Func = SSD




For Thermal measure consumption



2/6 TX Cap change P/N,
Now It's 0402 0ohm resistor.




SSD
NGFF Slot_2 Key M



For Layout change pin define

44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)	PETp1	37
36	N/C	PETn1	35
34	N/C		

Main Func = WLAN





Support: Intel Dual Band Wireless-AC 3160





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title NGFF WLAN CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENTS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D821P	0.1
Date: Monday, June 06, 2016				Sheet	29	of 55

Main Func = LAN

+3.3V_LAN rising time (10%~90%) need > 0.5ms and <100ms.





Main Func = LAN




Security Classification		Compal Secret Data		Title	
Issued Date	2012/04/27	Deciphered Date	2013/04/27	JMB385 Media Card Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D821P
Date: Monday, June 06, 2016				Sheet	31 of 55

I/O Board Connector






+5V_RUN/+3.3V_RUN for System



+3VALW_PCH for System



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Power control

LA-D821P


Date: Monday, June 08, 2016 Sheet 35 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Adapter protection

if battery removed, adaptor only,
then trigger the H_PROCHOT#,
keep @ in BOM since battery can not
be removed by end user




Battery protection

asserts H_PROCHOT# when adaptor is
unplugged, keep low for 10ms
till SW_PROCHOT# is issued by EC



Erp lot6 Circuit



15W_U22+VGA(SKL)
X63:PSID@/U22_SKL@/VGA@
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@


15W_U22+VGA(KBL)
X63:PSID@/U22_KBL@/VGA@
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN/BATT CONN/OTP	
Size	Document Number	Date	Monday, June 06, 2016	Sheet	36 of 55
Rev	X01(02)				



Iada=0~3.33A (65W)
Iada=0~2.30A (45W)

ADP_I = 32*Iadapter*Rsense



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data	
Issued Date	2015/03/23	Deciphered Date	2014/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		Document Number	
Date		Monday, June 06, 2016	
Sheet		37 of 55	




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PWR_3.3VALWP/5VALWP

Title				PWR 3.3VALWP/5VALWP	
Size	Document Number				Rev X01(0.2)
Date: Monday, June 06, 2016	Sheet 38		of 55		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



[11,36,38,41] POK

The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin3)
6A	Pull low
9A	Floating
12A	Pull high


$$V_{out} = 0.6V$$

$$V_{out} = 0.6V * \frac{(1 + R1/R2)}{1} = 0.6V * (1 + (21.5/31.6))$$

$$V_{out} = 1.0V$$


+1.0V_PRIM
TDC 6 A
Peak Current 8.6 A
OCP Current 12 A Fix by IC
TYP MAX
Choke DCR 11.0mohm , 12.0mohm

DELL CONFIDENTIAL/PROPRIETARY



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	X01(0.2)
Date: Monday, June 06, 2016		Sheet 41 of 55			





VCC_GT
U22- 15W
Loadline : 3.1m-ohm

U22-15W
TDC 18A
Peak Current 31A
OCP current 37A
Choke DCR 0.66 +-7% ohm




Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR +VCC core and +VCC GT	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					Rev
				Date:	Monday, June 06, 2016
				Sheet	43 of 55

```
VCC_GT Place on CPU
Back Side.
22U_0603 * 13 pcs +1U_0201*12 pcs
Primary Side.
22U 0603 * 13 pcs +330u D2*1 pcs
```



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compul Secret Data			
Issued Date	2014/11/05	Decrypted Date	2014/12/15		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPER PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT EXPRESS AUTHORIZATION BY COMPAQ ELECTRONICS, INC. WHEN THIS SHEET IS NOT IN THE INFORMATION CONTAINS INFORMATION OF A CONFIDENTIAL NATURE, IT SHALL BE KEPT WITHIN THE PROTECTIVE CUSTODY OF COMPAQ ELECTRONICS, INC. AND NOT BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.</p>				Title	
				<p><i>Compal Electronics, Inc.</i></p> <p><i>PM/R CPU & VGA bulk and MLCC</i></p>	
Size	Document Number	Rev			
		X000			
Date	Monday, June 08, 2016	Sheet	44	of	55



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin13)
6A	Pull low
9A	Floating
12A	Pull high

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P37	PWR	20160303	COMPAL	to change charger IC	change charger IC (PU703) to ISL88739	0.2 (X00)
2	P39 P43 P45 P46	PWR	20160303	COMPAL	to prevent RF issue	add PC208 add PC666,PR676,PC678 add PC1116,PR1122,PC1109, add PC1402,PR1408,PC1408	
3	P42	PWR	20160303	COMPAL	to adjust +VCC_CORE and +VCC_GT load line	change PR622 to 1.91K,PR638 to 287 ohm,PC626 to 0.1uF,PC642 to 0.1uF	
4	P36,P42	PWR	20160303	COMPAL	to save layout space	delete PL3,PL602(reserve location)	
5	P36	PWR	20160303	COMPAL	to fix battery connector ME issue	to change battery connector	
6	P37	PWR	20160304	COMPAL	to fix Temp/Voltage 19.5V DC-IN issue	change PR732 to 53.6K	
7	P44	PWR	20160304	COMPAL	to fix DFB solder open problem	change PC1127,PC1062,PC1128 footprint	
8	P38	PWR	20160308	COMPAL	to prevent OTP functions abnormal issue	to reserve PQ102 and connect to ALL_SYS_PWRGD	
9	P37	PWR	20160316	COMPAL	to save layout space by EMI request	change PC760,PC762,PC763,PC764 to 0603 size and delete PR766,PC767	
10	P43	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's load line	to unmount PC624 and PC646	
11	P44	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's output MLCC's location(only change BOM) and bulk cap	unmount:PC1021,PC1135,PC1133,PC1131,PC1022,PC1025,PC1027, PC1028,PC1063, PC1008,PC1003,PC1011,PC1072,PC1076,PC1071,PC1081,PC1082,PC1004, PC1007,PC1012 to mount:PC1176,PC1175,PC1177,PC1179,PC1178,PC1180,PC1183,PC1184, PC1170,PC1173,PC1174 to change PC1127,PC1062 to 220uF/9m ohm	
12	P36	PWR	20160429	COMPAL	To improve EMI and reduce inrush current to mount n filter' s bead and change cap	unmount:PL1,PL4 change:PC2,PC4 to 100pF	
13	P37	PWR	20160429	COMPAL	ISL88739 doesn't support PSYS function	unmount:PR727 change PR774 to 1K ohm change PC748 0.1uF	
14	P39	PWR	20160429	COMPAL	to adjust 1.2V OCP to 10.2A	change PR205 to 11K	
15	P37	PWR	20160429	COMPAL	to aviod inrush to damage MOS	to reserve PQ741	

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR Change list	
				Rev	
Date: Monday, June 06, 2016		Sheet 47 of 55			

PCIE CLK
(From PCH CLKOUT0)

PCIE X4 Bus
(Link to CPU Port 1~4)









Table 3-16: PEX_IOVDD/Q Power Rail Combined



GPU Package Type	Capacitor Type	Footprint	Population	Location
G82B-64/ G82-64	1.0 μ F	X65	0402	1
	4.7 μ F	X65	0603	1
	10 μ F	X5R	0805	1
G84B-125 G83B-256	22 μ F	X5R	0805	1
	1.0 μ F	X65	0402	4
	4.7 μ F	X65	0603	2
	10 μ F	X5R	0805	4
	22 μ F	X5R	0805	4

Table 3-4: GPU Core Sensing Line Routing Constrains

Constraint Parameter	Requirement
Single-ended Impedance	25 Ω \pm 10%
Differential Trace Impedance	50 Ω \pm 15%
Reference Plane	GND Reference
Routing Type	Stripline or Microstrip
Dielectric spacing	Stripline: \geq 3.0x dielectric
Microstrip	Microstrip: \geq 4.0x dielectric
Intrapair skew	\leq 5 ps
Trace length	GPU to $R_{\text{th}}/R_{\text{th}} \leq$ 250 mm (9842.5mm) $R_{\text{th}}/R_{\text{th}}$ to VR \leq 50 mm (1968.5mm)

Note:
1. Stripline is recommended to minimize EMI hot route over any voids.

Main Func : dGPU





Note: Use only 1% resistors for driver calibration

Figure 7-7. Calibration Resistors Connections

** XPWR pins are configurable.

These pins are not connected on the substrate. Therefore, XPWR pins can be assigned as needed, to improve Top layer routing, power delivery.



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title NV(3/5)-POWER		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C071P	0.2
				Date:	Monday, June 06, 2016	Sheet 50 of 55






Table 5. EDP-Continuous³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GWR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06	
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06	
N16S-GTR	GDDR5	26.5	—	2.0	—	4.2	0.80	0.06	
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06	

Chapter 3

- Added 1.0V support to PEX_VDD and all 1.05V Power Rails



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-7. Example of Power-Up Sequencing Order

Note:
• The ramp time for any rail must be more than 40 µs and is recommended to be less than 2ms.




Figure 18-15. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 3-8. Power Rail Specification for GDDR5 Frame Buffer Interface

Constraint Parameter	Requirement
FBVDD/FBVDDQ	1.35, 1.50V, or 1.50 V memory with DVS ¹ support at 1.35V
FBVDD/FBVDDQ switching time	< 64 µs
DC Tolerance	± 3%
AC Tolerance	Transient noise tolerance: 80 mV pk-pk within 20 MHz BW High frequency noise tolerance: 200 mV pk-pk within 1 GHz BW
GPU FBVREF ²	Internal VREF
Memory FBVREF	0.7 × FBVDDQ when termination is enabled 0.5 × FBVDDQ when termination is disabled

Note:
1. DVS = Dynamic Voltage Switching.
2. Since the GPU internal VREF is used, the FBVREF p/in on the GPU can be left unconnected.





Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

$$MF=0$$


ZQ = 121 Ω, 1%, 0402





Table 7-12. CK External Termination

Component	Value
R1	80 Ω , 1%, 0402

Table 7-14. VREF Configuration


Configuration	Requirement	Notes
x32	Share one Vref-C circuit for two memory parts.	GD505 DRAMs have internal VREF for DQ, D81, EDC (VREF-D).
x16	Share one VREF-C circuit for four memory parts.	Command, Address VREF (VREF-C) needs to be externally supplied since DRAMs do NOT internally generate VREF for these signals.

7.1.12.1 VREF-D


VREF-D pins can be left floating.

7.1.12.2 VREF-C

VREF-C connections for the $\times 16$ mode are shown in Figure 7-8.

Figure 7-8. VREF-C Connections for $\times 16$ Mode

Memory Partition A- Lower 32 bit

Figure 7-8. VREF-C Connections for $\times 16$ Mode

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/06	Deciphered Date	2016/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION THAT MAY BE TRANSMITTED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	
THIS INFORMATION IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Drawing Number	
			Rev	
			0.1	
			Date: Monday, June 08, 2016	
			Sheet 55 of 55	