

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbxw.com

J117 MLB

LAST MODIFIED=Thu Sep 18 13:37:48 2014
LAST MODIFICATION=Thu Sep 18 13:37:48 2014


REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
3	0003501996	ENGINEERING RELEASED	2014-12-09

PAGE	< CSA >	CONTENTS	SYNC	DATE
1	1	J117 MLB_IG		
2	2	BOM Configuration	J117_Tony	07/11/2014
3	3	DEBUG LEDS		
4	4	Holes/PD parts	J117_Rossana	09/03/2014
5	5	CPU GFX/NCTF/RSVD		
6	6	CPU Misc/JTAG/CFG/RSVD		
7	7	CPU DDR3/LPDDR3 Interfaces		
8	8	CPU/PCH POWER	J117_Andres	09/12/2014
9	9	CPU/PCH GROUNDS		
10	10	CPU Decoupling		
11	12	PCH Decoupling		
12	13	PCH Audio/JTAG/SATA/CLK	J117_Andres	09/12/2014
13	14	PCH PM/PCI/GFX		
14	15	PCH PCIE/USB/LPC/SPI/SMBus	J117_Andres	09/09/2014
15	16	PCH GPIO/MISC/LPIO	J117_Tony	06/19/2014
16	18	CPU/PCH Merged XDP		
17	19	Chipset Support	J117_Rossana	11/20/2014
18	20	Project Chipset Support	J117_Andres	06/11/2014
19	21	DDR3 Signal Aliases		
20	22	DDR3 VREF MARGINING	J117_Garen	06/24/2014
21	23	LPDDR3 DRAM Channel A (0-31)		
22	24	LPDDR3 DRAM Channel A (32-63)		
23	25	LPDDR3 DRAM Channel B (0-31)	J117_Andres	07/14/2014
24	26	LPDDR3 DRAM Channel B (32-63)	J117_Andres	07/14/2014
25	27	LPDDR3 DRAM Termination	J117_Andres	07/14/2014
26	28	Thunderbolt Host (1 of 2)	J117_Andres	07/14/2014
27	29	Thunderbolt Host (2 of 2)		
28	32	Thunderbolt Connector A	J94	07/31/2014
29	33	Thunderbolt Connector B	J117_Nick	06/26/2014
30	34	DDC Crossbar		
31	35	AIRPORT/BT	J94	10/10/2014
32	37	SSD Connectors	J117_Rossana	11/20/2014
33	38	HDD Connector	J117_Nick	06/17/2014
34	39	ETHERNET PHY (CAESAR IV)	J117_Rossana	11/18/2014
35	40	Ethernet Support & Connector	J117_Rossana	11/18/2014
36	41	SD READER CONNECTOR	J117_Rossana	11/18/2014
37	42	Camera Controller	J117_Garen	12/03/2014
38	43	Camera Controller Support		
39	44	Internal DP Support	J94	07/31/2014
40	45	Internal DP MUXing	J94	07/31/2014
41	46	EXTERNAL USB PORTS A & B	J94	10/10/2014
42	47	EXTERNAL USB PORTS C & D	J94	10/10/2014
43	50	SMC	J94	07/31/2014
44	51	SMC Support	J117_Nick	07/14/2014
45	52	SPI and Debug Connector	J117_Nick	06/24/2014


[illegible]

DRAWING
TITLE=J16 MLB_IG
ABBREV=DRAWING
LAST MODIFIED=Thu Sep 18 13:37:48 2014


www.schematic-x.blogspot.com

DRAWING TITLE			SCHEM, MLB, J117		
 Apple Inc.			DRAWING NUMBER		SIZE
			051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED. <u>DRAWING</u>			REVISION		
			3.0.0		
			BRANCH		
			PAGE		1 OF 123
			SHEET		1 OF 81


S5 Led




ALL_SYS_PWRGD Led





MEM_GOOD Led






VIDEO ON Led








SYNC_MASTER=J16_MLB_IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
			4 OF 123
			SHEET
			4 OF 81

www.qdzbxw.com




SYNC MASTER=J117 ANDRES PAGE TITLE		SYNC DATE=03/24/2014	
CPU GFX/NCTF/RSVD			
 <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Apple Inc. </div>		DRAWING NUMBER <div style="border: 1px solid black; padding: 2px; text-align: center;">051-00081</div>	
		REVISION <div style="border: 1px solid black; padding: 2px; text-align: center;">3.0.0</div>	
		BRANCH	
		PAGE <div style="border: 1px solid black; padding: 2px; text-align: center;">5 OF 123</div>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT CONFIDENTIAL II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET <div style="border: 1px solid black; padding: 2px; text-align: center;">5 OF 81</div>	

www.qdzbwx.com




CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800
and are only for debug access



www.qdzbxw.com

SYNC_MASTER=J117_ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
CPU Misc/JTAG/CFG/RSVD			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00081	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		BRANCH	
		PAGE	6 OF 123
		SHEET	6 OF 81



D

C

B






A

D

C


B

A



WPT-LP current estimates from Wildcat Point-LP PCH EDS, doc #515621, v1.0
These numbers may not be accurate as of 08/26/2014

www.qdzbwx.com

SYNC_MASTER=J117_ANDRES			SYNC_DATE=03/24/2014		
PAGE TITLE					
PCH Decoupling					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-00081		D
			REVISION		
			3.0.0		
			BRANCH		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
			PAGE		12 OF 123
			SHEET		11 OF 81

D

C

B




A

D

C

B

A



Port assignments:

Primary HDD (SATA)

SSD Lane 2 (PCIe, unused)





SSD Lane 1 (PCIe)


SSD Lane 0 (PCIe)

PCIe = GND

SATA = 100K PU (3V3S0)

NOTE: Haswell ULT requires that CLKREQ_n be mapped to ROOT_PORT_n+1 to properly support CLKREQs for PCIe devices.



SYNC_MASTER=J117_TONY		SYNC_DATE=05/05/2014	
PAGE TITLE			
PCH Audio/JTAG/SATA/CLK			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
	13 OF 123		
	SHEET		
	12 OF 81		

D

C

B






A

D


C


B


A



www.qdzbwx.com

SYNC_MASTER=J117_ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
PCH PM/PCI/GFX			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		13 OF 81	





8

7

6

5




4

3

2

1

Extra BPM Testpoints




PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

Non-XDP Signals



MLB_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.


JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.


www.qdzbwx.com

CPU Micro2-XDP




NOTE: This is not the standard XDP pinout.
Use with 921-0133 Adapter Flex to support chipset debug.

PCH Micro2-XDP



1.05V S5 LDO

Power to the JTAG debug lines



MIN LINE WIDTH=0.6000
MIN NECK WIDTH=0.1500

CPU/PCH Merged XDP

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-00081
REVISION
3.0.0
BRANCH
PAGE
18 OF 123
SHEET
16 OF 81

D




R




Falcon Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH




NOTE: Solution shown is for WPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.




Falcon Ridge HPD Isolation

NOTE: PLT_RESET_L used as the other input to the AND gate so that HPD is only driven high to the PCH in S0.





Platform Reset Connections




Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TP851916 has 1.8V Vih(min).






SYNC MASTER#J117 ANDRES		SYNC_DATE=02/27/2014	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.®	DRAWING NUMBER 051-00081		SIZE D
	REVISION 3.0.0		
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE 22 OF 123	
SHEET		20 OF 81	

LPDDR3 CHANNEL A (0-31)




PLACEMENT NOTE:


10uF caps are shared between DRAM.
Distribute evenly.



SYNC_MASTER=J41_MLB		SYNC_DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
	DRAWING NUMBER	051-00081	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 123
		SHEET	21 OF 81

LPDDR3 CHANNEL B (0-31)



LPDDR3 CHANNEL B (32-63)





8

7

6

5

4

3

2

1

www.qdzbwx.com

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

www.qdzbwx.com

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC_MASTER=J117_NICK

SYNC_DATE=01/27/2014

PAGE TITLE

Thunderbolt Host (1 of 2)



Apple Inc.

DRAWING NUMBER	051-00081	SIZE	D
REVISION	3.0.0		

BRANCH

PAGE


28 OF 123

SHEET

26 OF 81


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED





3.3V/HV Power MUX

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0398	128S0220		ALL	3.3V INPUT CAP



Thunderbolt Connector A



SYNC_MASTER=J70 NICK		SYNC_DATE=10/16/2013	
PAGE TITLE			
Thunderbolt Connector A			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
	32 OF 123		
SHEET			
28 OF 81			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:

$$I(\min) = 38429/R - 0.0161A$$
$$I(\max) = 41571/R + 0.0161A$$

Min Max

IV3P3 1040mA 1155mA
IHVS0/S3 1060mA 1180mA (12W minimum)



Thunderbolt Connector B

J70:514-0824 / J78:514-0831

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC_MASTER=J70_NICK SYNC_DATE=10/16/2013

PAGE TITLE

Thunderbolt Connector B



Apple Inc.

DRAWING NUMBER 051-00081

SIZE D

REVISION 3.0.0

BRANCH

PAGE 33 OF 123

SHEET 29 OF 81

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B


A


D

C

B

A



SYNC_MASTER~J70_TONY		SYNC_DATE~09/13/2013	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		3.0.0
	BRANCH		
	PAGE		34 OF 123
	SHEET		30 OF 81

8

7

6

5

4



3

2


1

AP & BT Load Switch



SWITCH	TPS22966
AP SLEW RATE	1185 us
BT SLEW RATE	1185 us
Equation	$0.32 * C_t + 13.7$




Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%



Wake from BT in G3H circuit



www.qdzbwx.com

SYNC_MASTER=J70 DINI		SYNC_DATE=10/08/2013	
PAGE TITLE			
AIRPORT/BT			
	Apple Inc.	DRAWING NUMBER	051-00081
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	3.0.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	35 OF 123
		SHEET	31 OF 81


D

D




B






CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation




3.3V ENET FET



CRITICAL
Q4020
NTR4101P
SOT-23-HF




CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION



514-0822
CRITICAL
J4000
K70-K72
F-ANG-TH



www.qdzbxw.com

SYNC_MASTER=J16 MLB IG		SYNC_DATE=05/01/2013	
PAGE TITLE			
Ethernet Support & Connector			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 123
		SHEET	35 OF 81

D

C

B

A




D

C


B

A


SD CARD 3.3V OVERCURRENT PROTECTION CHIP




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




www.qdzbwx.com

SYNC_MASTER=J70 GAREN		SYNC_DATE=09/23/2013	
PAGE TITLE			
SD READER CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	41 OF 123
		SHEET	36 OF 81

Camera Processor Reset



Camera Processor ExtBoot Cntl




1.8V S0 and 1.2V S0 Load Switch

POWER SEQUENCE

```

3.3V => 1.8V => 1.2V
Enable 1.8V camera rail when 3.3V S0 rail is on
Enable 1.2V camera rail when 1.8V S0 rail is on

```



Capacitor Values Found Using
Slew Rate(us/V) = $0.32 \cdot C_T(\text{pF}) + 13.7$

```
Rise Times:
1.8V S0 -- 1000 pF -- 600 us
1.2V S0 -- 2200 pF -- 861 us
```

D

C

B

A

D


C

B


A

Backlight Control


Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video



Internal DP Connector



SMBus Isolation



D

C

B

A



D

C

B

A

NC aliases			
26	IN	DP TBTSRC ML P<2>	== NC DP TBTSRC ML P<2>
26	IN	DP TBTSRC ML N<2>	== NC DP TBTSRC ML N<2>
26	IN	DP TBTSRC ML P<3>	== NC DP TBTSRC ML P<3>
26	IN	DP TBTSRC ML N<3>	== NC DP TBTSRC ML N<3>
5	IN	DP INT ML P<2>	== NC DP INT ML P<2>
5	IN	DP INT ML N<2>	== NC DP INT ML N<2>
5	IN	DP INT ML P<3>	== NC DP INT ML P<3>
5	IN	DP INT ML N<3>	== NC DP INT ML N<3>



D

C

B


A

D

C

B


A



www.qdzbwx.com

P and N pins swapped for cleaner routing
Lane polarity inversion supported by USB3
See Section 6.4.2 of USB3 Spec

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
37780155	6	USB3 diodes	D4601,D4602,D4603,D4604,D4605,D4606	
37780155	6	USB3 diodes	D4611,D4612,D4613,D4614,D4615,D4616	

SYNC_MASTER=J117_GAREN		SYNC_DATE=05/05/2014	
PAGE TITLE			
EXTERNAL USB PORTS A & B			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 123
		SHEET	41 OF 81

D

C

B


A

D

C


B

A




USB OVERCURRENT ISOLATION

Q4711
SSM3K15AMFVAP
SOD
USB_OC_ISO:Y




Q4721
SSM3K15AMFVAP
SOD
USB_OC_ISO:Y



Circuit added to prevent PCB from misinterpreting the power on behavior of the power switch as an overcurrent event
NOSTUFF the isolation circuit if power on behavior cleaned up

















PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
37780155	6	USB3 diodes	D4701,D4702,D4703,D4704,D4705,D4706	
37780155	6	USB3 diodes	D4711,D4712,D4713,D4714,D4715,D4716	

www.qdzbwx.com

SYNC MASTER=J117 GAREN		SYNC DATE=05/05/2014	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 123
		SHEET	42 OF 81


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

66 49 44 =PP3V3 G3H_SMC



L5001
30-OHM-1.7A

PP3V3 G3H_SMC_VDDA
MIN LINE WIDTH=0.2500
MIN NECK WIDTH=0.1000
VOLTAGE=3.3V



U5000
LM4FSXAH5BB
BGA
(2 OF 2)

RST*
SWCLK/TCK
SWDIO/TMS
SWO/TDO
TDI
NC

PK4/RTCCCLK
WAKE*
HIB*
XOSC0
XOSC1
OSC0
OSC1
VBAT

VDDA
VREF+
VREF-
GND

A1
C7
D9
E5
F9
H5
H9
J5
J11
K11

GND

VDD
VDDC

D6

J1
J6
K13

D7
E6
E8
E9
F10
J7
J9
J10

K12

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC


VDDA
VREF+
VREF-
GND

D3
D2
D1
C3
E3

A2
X NC

VDDA
VREF+
VREF-
GND

D3
D2
D1



D

C

B


A

D

C


B

A




12V G3H (VD2R:ADC0/ID2R:ADC1)

AC/DC lowside sense (System total)



SSD S4 (IH1R:ADC21/VR3R:ADC20)


I-sense / V-sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP,0.22UF,201	C5415,C5416	SSD:Y
11780201	2	RES,0 OHM,201	C5415,C5416	SSD:N


VDDQ S3 (VM0R:ADC6/IM0R:ADC7)

VDDQ lowside sense for DDR










CPU Core (VC0C:ADC10/IC0C:ADC11)

Voltage sense and IMON amp (VC0C, IC0C)












Temperature Sensor T1




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

Temperature Sensor T2



www.qdzbxw.com

SYNC MASTER=J70 NICK		SYNC DATE=11/05/2013	
PAGE TITLE			
<h1>Temperature Sensors</h1>			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
	REVISION		
			3.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		56 OF 123	
SHEET		48 OF 81	

D

C

B

A

D

C

B


A

SMC Fan 0 (System)

Note:
The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need scematic and PCB file of fan(All Vendors).







Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.


SMC Fan 1 (Unused)




www.qdzbwx.com

SYNC_MASTER=J16 MLB IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
System Fan			
	Apple Inc.	DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		D	SIZE
		BRANCH	
		PAGE	60 OF 123
		SHEET	49 OF 81



SYNC MASTER=J117 GAREN		SYNC DATE=05/05/2014	
PAGE TITLE			
AUDIO: Codec (Analog)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
	REVISION		3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		62 OF 123	
		SHEET	
		50 OF 81	




2X MONO SPEAKER AMPLIFIERS (TAS5758L)


APN: TBD

GAIN = TBD

SPEAKER AMPLIFIERS - RIGHT CHANNEL




NOTE: AUD LAMP BOOTRT<P/N> DO NOT NEED TO BE TREATED AS DIFFERENTIAL SIGNALS AS LONG AS BOOTSTRAP CAPS C6508 AND C6509 ARE PLACED CLOSE TO U6500



NOTE: AUD LAMP BOOTRW<P/N> DO NOT NEED TO BE TREATED AS DIFFERENTIAL SIGNALS AS LONG AS BOOTSTRAP CAPS C6518 AND C6519 ARE PLACED CLOSE TO U6510


- TP6500 P3MM 1 (PP) PLACE_NEAR=U6510.8.5 mm
- TP6501 P3MM 1 (PP) PLACE_NEAR=U6510.9.5 mm
- TP6502 P3MM 1 (PP) PLACE_NEAR=U6510.7.5 mm
- TP6503 P3MM 1 (PP) PLACE_NEAR=U6510.4.5 mm
- TP6504 P3MM 1 (PP) PLACE_NEAR=U6510.6.5 mm
- TP6505 P3MM 1 (PP) PLACE_NEAR=U6510.5.5 mm

SYNC_MASTER=J117_GAREN		SYNC_DATE=05/05/2014	
PAGE TITLE			
AUDIO: SPEAKER AMP, RIGHT CHANNEL			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		3.0.0
	BRANCH		
	PAGE		65 OF 123
	SHEET		53 OF 81


3.425V "G3Hot" Regulator

Switching freq: 409 kHz = $\frac{13.5}{L6901}$


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	




MLB to AC-DC Connector



MLB to AC-DC Supplemental Signal Connector



12V S5 FET



D

C

B


A

D

C


B


A




www.qdzbwx.com

www.qdzbwx.com

SYNC_MASTER=J70_ROSSANA		SYNC_DATE=09/17/2013	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
 Apple Inc.	DRAWING NUMBER	051-00081	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	70 OF 123
		SHEET	57 OF 81



SYNC_MASTER=J117 ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		71 OF 123	
58 OF 81			

D

C

B


A



C

B

A

SYNC MASTER=J70 ROSSANA		SYNC DATE=09/12/2013	
PAGE TITLE			
VReg VDDQ S3 / 1.8V S3			
		DRAWING NUMBER 051-00081	
Apple Inc.		SIZE D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION 3.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 73 OF 123	
		SHEET 59 OF 81	

D

C

B



D



B

A

8

7

6

5

4

3

2

•

3.3V S5 Regulator


OC trip point: 12.5 A = $\frac{R7618 * 10 \text{ E-6}}{\text{DCR}(\text{L7610})}$


Switching freq: 356 kHz = $\frac{1}{170 \text{ E-12} * R7633}$

5V S4 Regulator

OC trip point: 14.1 A = $\frac{R7658 * 10 \text{ E-6}}{\text{DCR}(\text{L7650})}$

Switching freq: 356 kHz = $\frac{1}{170 \text{ E-12} * R7673}$



SYNC_MASTER=J117_ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
VReg 3.3V S5/5V S4			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	3.0.0		
	BRANCH		
	PAGE		
	76 OF 123		
	SHEET		
	61 OF 81		

D

C

B

A


D

C

B


A

3.3V S4/S0 FET




Rise Time For VD = 3.3V:
470 pF -- 603 us
1000 pF -- 1185 us


3V3 S4 SSD




5V S0 FET




5V / 3V3 S0 PGOODs




5V HDD FET




12V S0 FET




www.qdzbwx.com

SYNC_MASTER=J16 MLB IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
PM FETs/LDOs			
	DRAWING NUMBER		SIZE
	051-00081		D
Apple Inc.		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		84 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		63 OF 81	
IV ALL RIGHTS RESERVED			


S5 Enable




S4 Enables




S4 USB Enable





S4 TBT Port Enable





S3 Enables




S0 Enables




Audio + PCH Sequencing Requirements:
4.5V -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD




No bypass diode added across 3.3V S0 EN RC delay to mitigate possible glitching from PGOOD pullup to 5V S0 on 1.05V VR page competing with logic turn on time.



www.qdzbwx.com

SYNC_MASTER=J117 ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
PM Regulator Enables			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	85 OF 123
		SHEET	64 OF 81

ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation



Rail definitions

Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements

- Intel:
1. No hard specification on platform rails
 2. SMC guarantees timing on PCH DPWROK and PWROK
 3. VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 4. VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 5. VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 6. VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms

www.qdzbwx.com

Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


- Note:
- The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together
- Requirements:
- Power on:
- Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
- Transition to 0.0V or less before VccSUS3_3 drops to 2.90 V to allow PCH to switch suspend well to battery without excessive loading










Method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC_MASTER=J117 ANDRES		SYNC_DATE=03/24/2014		
PAGE TITLE				
PM Power Good				
	DRAWING NUMBER		051-00081	SIZE
	REVISION		3.0.0	
	BRANCH			
	PAGE			86 OF 123
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
		SHEET	65 OF 81	



8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

www.qdzbwx.com

Functional / ICT Test

Apple Inc.

051-00081

3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE

105 OF 123

SHEET

68 OF 81

www.qdzbwx.com

SYNC_MASTER=J16_MLB_IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
Functional / ICT Test			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00081		D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		105 OF 123	
		SHEET	
		68 OF 81	

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=4:1_SPACING	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=2:1_SPACING	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2x_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2:1_SPACING	?	SPI	*	*	SPI_ISO

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
H339 HDA_CLK	HDA	HDA	HDA_BIT_CLK 12 51
H340	HDA	HDA	HDA_BIT_CLK_R 12 51
H341 HDA_RST	HDA	HDA	HDA_RST_L 12 51
H342	HDA	HDA	HDA_RST_R_L 12
H343 HDA_OUT	HDA	HDA	HDA_SDOUT 12 51
H344	HDA	HDA	HDA_SDOUT_R 12 17
H345 HDA_SYNC	HDA	HDA	HDA_SYNC 12 51
H346	HDA	HDA	HDA_SYNC_R 12
H347 HDA_IN	HDA	HDA	HDA_SDINO 12 51
SPDIF			
H370	HDA	HDA	DP_INT_SPDIF_AUDIO 39 51 80
H371	HDA_55S	2	SPDIF_OUT JACK 51 54
H372 HDA_55S	HDA_55S	2	CS4208_SPDIF_IN 51
H373	HDA_55S	2	CS4208_SPDIF_OUT 51









SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
RE20	SPI_50S	SPI	SPI_CLK_R 14 45
RE21	SPI_50S	SPI	SPI_CLK 45
RE22	SPI_50S	SPI	SPI_ALT_CLK 45
RE23	SPI_50S	SPI	SPI_SMC_CLK 47 45
RE24	SPI_50S	SPI	SPI_MLB_CLK 45
RE25	SPI_50S	SPI	SPI_CS0_R_L 14 45
RE26	SPI_50S	SPI	SPI_CS0_L 45
RE27	SPI_50S	SPI	SPI_ALT_CS_L 45
RE28	SPI_50S	SPI	SPI_SMC_CS_L 47 45
RE29	SPI_50S	SPI	SPI_MLB_CS_L 45
RE30	SPI_50S	SPI	SPI_MOSI_R 14 45
RE31	SPI_50S	SPI	SPI_MOSI 45
RE32	SPI_50S	SPI	SPI_ALT_MOSI 45
RE33	SPI_50S	SPI	SPI_SMC_MOSI 47 45
RE34	SPI_50S	SPI	SPI_MLB_MOSI 45
RE35	SPI_50S	SPI	SPI_MISO 45
RE36	SPI_50S	SPI	SPI_ALT_MISO 45
RE37	SPI_50S	SPI	SPI_SMC_MISO 47 45
RE38	SPI_50S	SPI	SPI_MLB_MISO 45
RE39	SPI_50S	SPI	SPIROM_USE_MLB 15 45

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
H336	2	2	LPC_AD<3..0> 14 43
H339	2	2	LPC_AD_RC<3..0> 14
H338	LPC_55S	LPC	LPC_FRAME_L 14 43
H337	LPC_55S	LPC	LPC_FRAME_R_L 14
LPC Clocks			
H341	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_SMC 17 43
H342	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_SMC_R 12 17

PCH Clocks

Electrical Constraint Set	Physical	Spacing
PCH Reference Clock		
 CLK_XTAL	XTAL	PCH_CLK24M_XTAL_IN
 CLK_XTAL	XTAL	PCH_CLK24M_XTALOUT
 CLK_XTAL	XTAL	PCH_CLK24M_XTALOUT_R
PCH RTC 32K		
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX1
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R
SMC 32K		
 CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R
 CLK_PCH_55S	CLK_PCH	SMC_CLK32K

25 MHz XTALS

Electrical Constraint Set	Physical	Spacing
25M Reference Crystal		
1829	CLK_XTAL	XTAL
		TBT_CLK25M_IN
1830	CLK_XTAL	XTAL
		TBT_CLK25M_OUT
1831	CLK_XTAL	XTAL
		TBT_CLK25M_OUT_R
1834	CLK_XTAL	XTAL
		ENET_XTAL_IN
1836	CLK_XTAL	XTAL
		ENET_XTAL_OUT
1838	CLK_XTAL	XTAL
		ENET_XTAL_OUT_R

PCH USB Compensation

PCH_55S

COMP_PCH

PCH_USB_RBIA5

14

RMH Love

Electrical Constraint Set

Physical

Spacing

USB2_MUXED_BT

USB2_PHY

USB2

USB_BT_P

14

31

USB2_MUXED_BT

USB2_PHY

USB2

USB_BT_N

14

31

USB2_MUXED_BT

USB2_PHY

USB2

USB_BT_MUX_P

31

USB2_MUXED_BT

USB2_PHY

USB2

USB_BT_MUX_N

31

Et tu Brute?

Electrical Constraint Set

Physical

Spacing

Ethernet

?

?

?

ENETCONN_MDI_P<3..0>

14

35

?

?

?

ENETCONN_MDI_N<3..0>

14

35

?

?

?

ENETCONN_MDI_T_P<3..0>

35

?

?

?

ENETCONN_MDI_T_N<3..0>

35

ENET_TRANS

ENETCONN_MCT0

35

ENET_TRANS

ENETCONN_MCT1

35

ENET_TRANS

ENETCONN_MCT2

35

ENET_TRANS

ENETCONN_MCT3

35

ENET_TRANS

ENETCONN_MCT_BS

35

ENET_COMP_PHY

COMP_ENET

ENET_RDAC

14

SD

?

?

?

ENET_CR_DATA<7..0>

14

?

?

?

SDCONN_DATA<7..0>

14

36

SD_CMD

SD_PHY

SD

ENET_SD_CMD

14

SD_CMD

SD_PHY

SD

SDCONN_CMD

14

36

SD_CLK

SD_PHY

SD

ENET_SD_CLK

14

SD_CLK

SD_PHY

SD

SDCONN_CLK

14

36

SD_CLK

SD_PHY

SD

SDCONN_CLK_R

36

SD_PHY

SD

ENET_MEDIA_SENSE

15

14

SD_PHY

SD

ENET_SD_DETECT_L

14

36

CIV SPI

CIV_SPI

SPI

ENET_SCLK

14

CIV_SPI

SPI

ENET_MISO

14

CIV_SPI

SPI

ENET_MOSI

14

CIV_SPI

SPI

ENET_CS_L

14

Camera Processor-Camera Sensor I/F

Electrical Constraint Set

Physical

Spacing

SMIA_DP

SMIA_DIFF_PHY

SMIA_DIFF

SMIA_DATA_P

37

SMIA_DP

SMIA_DIFF_PHY

SMIA_DIFF

SMIA_DATA_N

37

SMIA_DP

SMIA_DIFF_PHY

SMIA_DIFF

SMIA_CLK_P

37

SMIA_DP

SMIA_DIFF_PHY

SMIA_DIFF

SMIA_CLK_N

37

SPI_50S

SPI

SPI

CAM_SF_CLK

37

SPI_50S

SPI

SPI

CAM_SF_CLK_R

37

SPI_50S

SPI

SPI

CAM_SF_DIN

37

SPI_50S

SPI

SPI

CAM_SF_DIN_R

37

SPI_50S

SPI

SPI

CAM_SF_CS_L

37

SPI_50S

SPI

SPI

CAM_SF_WP_L

37

SPI_50S

SPI

SPI

CAM_SF_DOUT

37

SPI_50S

SPI

SPI

CAM_SF_DOUT_R

37

SMB_PHY

SMB

T2C_CAMSENSOR_SDA

37

SMB_PHY

SMB

T2C_CAMSENSOR_SCL

37

SYNC_MASTER=J117 ANDRES

SYNC_DATE=03/24/2014

PAGE TITLE

USB/Ethernet/SD Constraints

Apple Inc.

051-00081

3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH

PAGE 116 OF 123

SHEET 75 OF 81

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																									
D	CPU VCC Phases								D																																																																																																																																																																																																																																																																								
	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><th></th><th></th></tr><tr><td>Input Bus</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>E124D</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>PP12V_S0_REG_CPUVCC_VIN</td><td>57</td></tr><tr><td>E180D</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td><td>PP5V_S0_REG_CPUVCC_VDD</td><td>57</td></tr><tr><td colspan="8">Phase 1</td></tr><tr><td>E184D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_CPUVCC_1</td><td>57 58</td></tr><tr><td>E187D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_PHASE_CPUVCC_1</td><td>58</td></tr><tr><td>E188D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_BOOT_CPUVCC_1</td><td>58</td></tr><tr><td>E189D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_BOOT_CPUVCC_1_RC</td><td>58</td></tr><tr><td>E190D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_UGATE_CPUVCC_1</td><td>58</td></tr><tr><td>E192D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_LGATE_CPUVCC_1</td><td>58</td></tr><tr><td>E192D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_SNUBBER_CPUVCC_1</td><td>58</td></tr><tr><td>E193D</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td><td>PPCPUVCC_S0_SENSE_1</td><td>58</td></tr><tr><td>E194D</td><td>ISNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG_CPUVCC_ISNS1_M</td><td>58</td></tr><tr><td>E195D</td><td>ISNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG_CPUVCC_ISNS1_P</td><td>58</td></tr><tr><td>E196D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISEN1</td><td>57 58</td></tr><tr><td>E198D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISUMN</td><td>57 58</td></tr><tr><td>E197D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISUMP</td><td>57 58</td></tr><tr><td colspan="8">Phase 2</td></tr><tr><td>E110D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_CPUVCC_2</td><td>57 58</td></tr><tr><td>E111D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_PHASE_CPUVCC_2</td><td>58</td></tr><tr><td>E111D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_BOOT_CPUVCC_2</td><td>58</td></tr><tr><td>E111D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_BOOT_CPUVCC_2_RC</td><td>58</td></tr><tr><td>E194D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_UGATE_CPUVCC_2</td><td>58</td></tr><tr><td>E197D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_LGATE_CPUVCC_2</td><td>58</td></tr><tr><td>E111D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG_SNUBBER_CPUVCC_2</td><td>58</td></tr><tr><td>E114D</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td><td>PPCPUVCC_S0_SENSE_2</td><td>58</td></tr><tr><td>E114D</td><td>ISNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG_CPUVCC_ISNS2_M</td><td>58</td></tr><tr><td>E115D</td><td>ISNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG_CPUVCC_ISNS2_P</td><td>58</td></tr><tr><td>E115D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISEN2</td><td>57 58</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST			Input Bus								E124D	POWER	POWER	12V			PP12V_S0_REG_CPUVCC_VIN	57	E180D	POWER	POWER	5V			PP5V_S0_REG_CPUVCC_VDD	57	Phase 1								E184D	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1	57 58	E187D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUVCC_1	58	E188D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1	58	E189D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1_RC	58	E190D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUVCC_1	58	E192D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_1	58	E192D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_1	58	E193D	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_1	58	E194D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS1_M	58	E195D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS1_P	58	E196D						REG_CPUVCC_ISEN1	57 58	E198D						REG_CPUVCC_ISUMN	57 58	E197D						REG_CPUVCC_ISUMP	57 58	Phase 2								E110D	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2	57 58	E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUVCC_2	58	E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2	58	E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2_RC	58	E194D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUVCC_2	58	E197D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_2	58	E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_2	58	E114D	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_2	58	E114D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS2_M	58	E115D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS2_P	58	E115D						REG_CPUVCC_ISEN2	57 58																									
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																												
Input Bus																																																																																																																																																																																																																																																																																	
E124D	POWER	POWER	12V			PP12V_S0_REG_CPUVCC_VIN	57																																																																																																																																																																																																																																																																										
E180D	POWER	POWER	5V			PP5V_S0_REG_CPUVCC_VDD	57																																																																																																																																																																																																																																																																										
Phase 1																																																																																																																																																																																																																																																																																	
E184D	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1	57 58																																																																																																																																																																																																																																																																										
E187D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUVCC_1	58																																																																																																																																																																																																																																																																										
E188D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1	58																																																																																																																																																																																																																																																																										
E189D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1_RC	58																																																																																																																																																																																																																																																																										
E190D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUVCC_1	58																																																																																																																																																																																																																																																																										
E192D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_1	58																																																																																																																																																																																																																																																																										
E192D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_1	58																																																																																																																																																																																																																																																																										
E193D	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_1	58																																																																																																																																																																																																																																																																										
E194D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS1_M	58																																																																																																																																																																																																																																																																										
E195D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS1_P	58																																																																																																																																																																																																																																																																										
E196D						REG_CPUVCC_ISEN1	57 58																																																																																																																																																																																																																																																																										
E198D						REG_CPUVCC_ISUMN	57 58																																																																																																																																																																																																																																																																										
E197D						REG_CPUVCC_ISUMP	57 58																																																																																																																																																																																																																																																																										
Phase 2																																																																																																																																																																																																																																																																																	
E110D	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2	57 58																																																																																																																																																																																																																																																																										
E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUVCC_2	58																																																																																																																																																																																																																																																																										
E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2	58																																																																																																																																																																																																																																																																										
E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2_RC	58																																																																																																																																																																																																																																																																										
E194D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUVCC_2	58																																																																																																																																																																																																																																																																										
E197D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_2	58																																																																																																																																																																																																																																																																										
E111D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_2	58																																																																																																																																																																																																																																																																										
E114D	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_2	58																																																																																																																																																																																																																																																																										
E114D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS2_M	58																																																																																																																																																																																																																																																																										
E115D	ISNS_CPU_CORR	SNS_DIFF_PHY				REG_CPUVCC_ISNS2_P	58																																																																																																																																																																																																																																																																										
E115D						REG_CPUVCC_ISEN2	57 58																																																																																																																																																																																																																																																																										
C	CPU VCC Controller								C																																																																																																																																																																																																																																																																								
	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><th></th><th></th></tr><tr><td>ISL95826HR2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_FCCM</td><td>57 58</td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_DRSEL</td><td>57</td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_COMP</td><td>57</td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_COMP_RC</td><td>57</td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_FB</td><td>57</td></tr><tr><td>E102D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_FB_RC</td><td>57</td></tr><tr><td>E103D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_FB2</td><td>57</td></tr><tr><td colspan="8"> </td></tr><tr><td>E103D</td><td>VSNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>CPU_VCCSENSE_P</td><td>8 57</td></tr><tr><td>E104D</td><td>VSNS_CPU_CORR</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>CPU_VCCSENSE_N</td><td>9 57</td></tr><tr><td>E103D</td><td></td><td></td><td></td><td></td><td></td><td>CPU_VCCSENSE_P_R</td><td>57</td></tr><tr><td>E103D</td><td></td><td></td><td></td><td></td><td></td><td>CPU_VCCSENSE_P_RC</td><td>57</td></tr><tr><td>E103D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISUMN_RC</td><td>57</td></tr><tr><td>E103D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_ISUMN_R</td><td>57</td></tr><tr><td>E103D</td><td></td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_RTN</td><td>57</td></tr><tr><td colspan="8"> </td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_NTC</td><td>57</td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_NTC_R</td><td>57</td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_SLOPE</td><td>57</td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_PROG1</td><td>57</td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_PROG2</td><td>57</td></tr><tr><td>E105D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_CPUVCC_PROG3</td><td>57</td></tr><tr><td colspan="8"> </td></tr><tr><td>E106D</td><td>CPU_VIDSCCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCCLK</td><td>8 57</td></tr><tr><td>E106D</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCCLK_R</td><td>8</td></tr><tr><td>E106D</td><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_L</td><td>8 57</td></tr><tr><td>E106D</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_R_L</td><td>8</td></tr><tr><td>E106D</td><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT</td><td>8 57</td></tr><tr><td>E106D</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT_R</td><td>8</td></tr><tr><td colspan="8">Output Bus</td></tr><tr><td>E106D</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td><td>PPCPUVCC_S0_CPU</td><td>66</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST			ISL95826HR2								E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FCCM	57 58	E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_DRSEL	57	E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP	57	E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP_RC	57	E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB	57	E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB_RC	57	E103D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB2	57									E103D	VSNS_CPU_CORR	SNS_DIFF_PHY				CPU_VCCSENSE_P	8 57	E104D	VSNS_CPU_CORR	SNS_DIFF_PHY				CPU_VCCSENSE_N	9 57	E103D						CPU_VCCSENSE_P_R	57	E103D						CPU_VCCSENSE_P_RC	57	E103D						REG_CPUVCC_ISUMN_RC	57	E103D						REG_CPUVCC_ISUMN_R	57	E103D						REG_CPUVCC_RTN	57									E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC	57	E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC_R	57	E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_SLOPE	57	E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG1	57	E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG2	57	E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG3	57									E106D	CPU_VIDSCCLK	VR_VID_PHY	VR_VID			CPU_VIDSCCLK	8 57	E106D		VR_VID_PHY	VR_VID			CPU_VIDSCCLK_R	8	E106D	CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L	8 57	E106D		VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L	8	E106D	CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT	8 57	E106D		VR_VID_PHY	VR_VID			CPU_VIDSOUT_R	8	Output Bus								E106D	POWER	POWER	1.8V			PPCPUVCC_S0_CPU	66	
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																												
ISL95826HR2																																																																																																																																																																																																																																																																																	
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FCCM	57 58																																																																																																																																																																																																																																																																										
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_DRSEL	57																																																																																																																																																																																																																																																																										
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP	57																																																																																																																																																																																																																																																																										
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP_RC	57																																																																																																																																																																																																																																																																										
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB	57																																																																																																																																																																																																																																																																										
E102D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB_RC	57																																																																																																																																																																																																																																																																										
E103D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB2	57																																																																																																																																																																																																																																																																										
E103D	VSNS_CPU_CORR	SNS_DIFF_PHY				CPU_VCCSENSE_P	8 57																																																																																																																																																																																																																																																																										
E104D	VSNS_CPU_CORR	SNS_DIFF_PHY				CPU_VCCSENSE_N	9 57																																																																																																																																																																																																																																																																										
E103D						CPU_VCCSENSE_P_R	57																																																																																																																																																																																																																																																																										
E103D						CPU_VCCSENSE_P_RC	57																																																																																																																																																																																																																																																																										
E103D						REG_CPUVCC_ISUMN_RC	57																																																																																																																																																																																																																																																																										
E103D						REG_CPUVCC_ISUMN_R	57																																																																																																																																																																																																																																																																										
E103D						REG_CPUVCC_RTN	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC_R	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_SLOPE	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG1	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG2	57																																																																																																																																																																																																																																																																										
E105D	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG3	57																																																																																																																																																																																																																																																																										
E106D	CPU_VIDSCCLK	VR_VID_PHY	VR_VID			CPU_VIDSCCLK	8 57																																																																																																																																																																																																																																																																										
E106D		VR_VID_PHY	VR_VID			CPU_VIDSCCLK_R	8																																																																																																																																																																																																																																																																										
E106D	CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L	8 57																																																																																																																																																																																																																																																																										
E106D		VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L	8																																																																																																																																																																																																																																																																										
E106D	CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT	8 57																																																																																																																																																																																																																																																																										
E106D		VR_VID_PHY	VR_VID			CPU_VIDSOUT_R	8																																																																																																																																																																																																																																																																										
Output Bus																																																																																																																																																																																																																																																																																	
E106D	POWER	POWER	1.8V			PPCPUVCC_S0_CPU	66																																																																																																																																																																																																																																																																										
B									B																																																																																																																																																																																																																																																																								
A									A																																																																																																																																																																																																																																																																								
	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																									

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

051-00081

3.0.0

PAGE

119 OF 123

SHEET

78 OF 81

BRANCH

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTD_P_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBT_I2C_ISO	*	=2X_DIELECTRIC	?	TBTD_P	*	*	TBTD_P_ISO
TBT_SPI_ISO	*	=2X_DIELECTRIC	?	TBT_SPI	*	*	TBT_SPI_ISO
TBTD_P_ISO	*	=5X_DIELECTRIC	?	TBT_I2C	*	*	TBT_I2C_ISO
TBTD_P_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?				

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_ISO	*	=3:1_SPACING	?	DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing			
E631	?	?	DP_TBTSNK0_ML_C P<3..0>	5 26	
E633	?	?	DP_TBTSNK0_ML_C N<3..0>	5 26	
E632	?	?	DP_TBTSNK0_ML_P<3..0>	26	
E634	?	?	DP_TBTSNK0_ML_N<3..0>	26	
E636	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_P	13 26	
E635	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_N	13 26	
E637	DP_TBTSNK0_AUX	DP_85D	DP_TBTSNK0_AUXCH_P	26	
E638	DP_TBTSNK0_AUX	DP_85D	DP_TBTSNK0_AUXCH_N	26	
E639	?	?	DP_TBTSNK1_ML_C P<3..0>	5 26	
E621	?	?	DP_TBTSNK1_ML_C N<3..0>	5 26	
E620	?	?	DP_TBTSNK1_ML_P<3..0>	26	
E623	?	?	DP_TBTSNK1_ML_N<3..0>	26	
E622	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	13 26	
E624	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	13 26	
E626	DP_TBTSNK1_AUX	DP_85D	DP_TBTSNK1_AUXCH_P	26	
E625	DP_TBTSNK1_AUX	DP_85D	DP_TBTSNK1_AUXCH_N	26	
E603	?	?	DP_TBTSRC_ML_P<1..0>	26 40	
E604	?	?	DP_TBTSRC_ML_N<1..0>	26 40	
E686	?	?	DP_TBTSRC_ML_C P<1..0>	26	
E693	?	?	DP_TBTSRC_ML_C N<1..0>	26	
E629	DP_INTPNL_TBTA_AUX_MUX	DP_85D	DP_TBTSRC_AUX_P	26 40	
E630	DP_INTPNL_TBTA_AUX_MUX	DP_85D	DP_TBTSRC_AUX_N	26 40	
E681	?	?	DP_TBTSRC_AUX_C_P	26	
E692	?	?	DP_TBTSRC_AUX_C_N	26	
E633	TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT_SPI_CLK	26
E634	TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT_SPI_MOSI	26
E636	TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT_SPI_MISO	26
E635	TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT_SPI_CS_L	26


*: Only used on hosts supporting T29 video-in

TBT/DP Net Properties

Electrical Constraint Set		Physical	Spacing		
Port A					
E641	TBT_R2D_RVSD	TBTD_P_90D	TBTD_P	TBT_A_R2D_C_P<1>	26 28
E642	TBT_R2D_RVSD	TBTD_P_90D	TBTD_P	TBT_A_R2D_C_N<1>	26 28
E643		TBTD_P_90D	TBTD_P	TBT_A_R2D_P<1>	28
E644		TBTD_P_90D	TBTD_P	TBT_A_R2D_N<1>	28
E600	TBT_R2D	TBTD_P_90D	TBTD_P	TBT_A_R2D_C_P<0>	26 28
E601	TBT_R2D	TBTD_P_90D	TBTD_P	TBT_A_R2D_C_N<0>	26 28
E602		TBTD_P_90D	TBTD_P	TBT_A_R2D_P<0>	28
E603		TBTD_P_90D	TBTD_P	TBT_A_R2D_N<0>	28
E695	DP_ML1	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_P<1>	26 28
E696	DP_ML1	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_N<1>	26 28
E645		DP_85D	DISPLAYPORT	DP_TBTPA_ML_P<1>	28
E647		DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<1>	28
E680	DP_ML3	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_P<3>	26 28
E681	DP_ML3	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_N<3>	26 28
E678		DP_85D	DISPLAYPORT	DP_TBTPA_ML_P<3>	28
E679		DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<3>	28
E646	DP_L5X	DP_85D	DISPLAYPORT	DP_A_L5X_ML_P<1>	28
E648	DP_L5X	DP_85D	DISPLAYPORT	DP_A_L5X_ML_N<1>	28
E644	TBT_D2R1_RVSD	TBTD_P_90D	TBTD_P	TBT_A_D2R_P<1>	26 28
E683	TBT_D2R1_RVSD	TBTD_P_90D	TBTD_P	TBT_A_D2R_N<1>	26 28
E611		TBTD_P_90D	TBTD_P	TBT_A_D2R_C_P<1>	28
E610		TBTD_P_90D	TBTD_P	TBT_A_D2R_C_N<1>	28
E675	TBT_D2R0_RVSD	TBTD_P_90D	TBTD_P	TBT_A_D2R_P<0>	26 28
E674	TBT_D2R0_RVSD	TBTD_P_90D	TBTD_P	TBT_A_D2R_N<0>	26 28
E690		TBTD_P_90D	TBTD_P	TBT_A_D2R_C_P<0>	28
E690		TBTD_P_90D	TBTD_P	TBT_A_D2R_C_N<0>	28
E650	TBT_AUXDDC	TBTD_P_90D	TBTD_P	TBT_A_D2R1_AUXDDC_P	28
E651	TBT_AUXDDC	TBTD_P_90D	TBTD_P	TBT_A_D2R1_AUXDDC_N	28
E659	TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_C_P	26 28
E660	TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_C_N	26 28
E655		DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_P	28
E656		DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_N	28
Port B					
E692	TBT_R2D_RVSD	TBTD_P_90D	TBTD_P	TBT_B_R2D_C_P<1>	26 29
E693	TBT_R2D_RVSD	TBTD_P_90D	TBTD_P	TBT_B_R2D_C_N<1>	26 29
E695		TBTD_P_90D	TBTD_P	TBT_B_R2D_P<1>	29
E694		TBTD_P_90D	TBTD_P	TBT_B_R2D_N<1>	29
E604	TBT_R2D	TBTD_P_90D	TBTD_P	TBT_B_R2D_C_P<0>	26 29
E605	TBT_R2D	TBTD_P_90D	TBTD_P	TBT_B_R2D_C_N<0>	26 29
E607		TBTD_P_90D	TBTD_P	TBT_B_R2D_P<0>	29
E606		TBTD_P_90D	TBTD_P	TBT_B_R2D_N<0>	29
E697	DP_ML1	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C_P<1>	26 29
E698	DP_ML1	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C_N<1>	26 29
E689		DP_85D	DISPLAYPORT	DP_TBTPB_ML_P<1>	29
E682		DP_85D	DISPLAYPORT	DP_TBTPB_ML_N<1>	29
E685	DP_ML3_RVSD	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C_P<3>	26 29
E684	DP_ML3_RVSD	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C_N<3>	26 29
E696		DP_85D	DISPLAYPORT	DP_TBTPB_ML_P<3>	29
E690		DP_85D	DISPLAYPORT	DP_TBTPB_ML_N<3>	29
E697	DP_L5X	DP_85D	DISPLAYPORT	DP_B_L5X_ML_P<1>	29
E698	DP_L5X	DP_85D	DISPLAYPORT	DP_B_L5X_ML_N<1>	29
E695	TBT_D2R1_RVSD	TBTD_P_90D	TBTD_P	TBT_B_D2R_P<1>	26 29
E694	TBT_D2R1_RVSD	TBTD_P_90D	TBTD_P	TBT_B_D2R_N<1>	26 29
E608		TBTD_P_90D	TBTD_P	TBT_B_D2R_C_P<1>	29
E609		TBTD_P_90D	TBTD_P	TBT_B_D2R_C_N<1>	29
E676	TBT_D2R0_RVSD	TBTD_P_90D	TBTD_P	TBT_B_D2R_P<0>	26 29
E697	TBT_D2R0_RVSD	TBTD_P_90D	TBTD_P	TBT_B_D2R_N<0>	26 29
E681		TBTD_P_90D	TBTD_P	TBT_B_D2R_C_P<0>	29
E683		TBTD_P_90D	TBTD_P	TBT_B_D2R_C_N<0>	29
E643	TBT_AUXDDC	TBTD_P_90D	TBTD_P	TBT_B_D2R1_AUXDDC_P	29
E648	TBT_AUXDDC	TBTD_P_90D	TBTD_P	TBT_B_D2R1_AUXDDC_N	29
E666	TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_C_P	26 29
E667	TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_C_N	26 29
E689		DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_P	29
E690		DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_N	29

DisplayPort

Electrical Constraint Set	Physical	Spacing		
Graphics Source				
E642	?	?	DP_INT_ML_P<1..0>	5 40
E693	?	?	DP_INT_ML_N<1..0>	5 40
E644	DP_INTPNL_IG_AUX_MUX	DP_85D	DP_INT_AUX_P	5 40
E645	DP_INTPNL_IG_AUX_MUX	DP_85D	DP_INT_AUX_N	5 40
E646	?	?	DP_INT_AUX_C_P	
E647	?	?	DP_INT_AUX_C_N	
Internal Panel				
E605	?	?	DP_INTPNL_ML_C_P<1..0>	40
E606	?	?	DP_INTPNL_ML_C_N<1..0>	40
E607	?	?	DP_INTPNL_ML_P<1..0>	39 40
E608	?	?	DP_INTPNL_ML_N<1..0>	39 40
E609	DP_INTPNL_AUX_CONN	DP_85D	DP_INTPNL_AUX_P	39 40
E610	DP_INTPNL_AUX_CONN	DP_85D	DP_INTPNL_AUX_N	39 40
Internal DP SPDIF				
E611		HDA	DP_INT_SPDIF_AUDIO	39 51 74
DDC				
E692	TBT_I2C_55S	TBT_I2C	DP_TBTSNK0_DDC_CLK	13 30
E693	TBT_I2C_55S	TBT_I2C	DP_TBTSNK0_DDC_DATA	13 30
E694	TBT_I2C_55S	TBT_I2C	DP_TBTSNK1_DDC_CLK	13 30
E695	TBT_I2C_55S	TBT_I2C	DP_TBTSNK1_DDC_DATA	13 30
E696	TBT_I2C_55S	TBT_I2C	DP_TBTPA_DDC_CLK	28 30
E697	TBT_I2C_55S	TBT_I2C	DP_TBTPA_DDC_DATA	28 30
E697	TBT_I2C_55S	TBT_I2C	DP_TBTPB_DDC_CLK	29 30
E698	TBT_I2C_55S	TBT_I2C	DP_TBTPB_DDC_DATA	29 30

SYNC_MASTER=J70 NICK		SYNC_DATE=10/22/2013	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		3.0.0	
		BRANCH	
		PAGE	121 OF 123
		SHEET	80 OF 81

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
U602 POWER	POWER	12V		PP12V_BKLT_SNS
U605 POWER	POWER	12V		PP12V_BKLT_FUSED
U620 POWER	POWER	12V		PP12V_S0_BKLT_FILT
U622 POWER	POWER	12V		PP12V_S0_BKLT_PWR
U681 POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
U695 POWER	POWER	5V		PP5V_S0_BKLT_R
U696 POWER	POWER	3.3V		PP3V3_S0_BKLT_VDDIO_R
Local Ground				
U681 BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
U683 BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
U690 BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight				
U695 POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
U693 BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
U684 BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
U655 BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SHUBBER
U697 BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
U695 BLC_CTL_PHY	BLC_CTL			BKLT_ISET
U693 BLC_CTL_PHY	BLC_CTL			BKLT_FLT
U665 BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
U697 SNS_DIFF_PHY	SENSE			BKLT_SW_P
U698 SNS_DIFF_PHY	SENSE			BKLT_SW_M
U682	SENSE			BKLT_FB
U681	BLC_HV	67V		BKLT_FB_XW
U684	BLC_HV	67V		BKLT_FB_R
U676 POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
U675 POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
U678 POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
U677 POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
U680 POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
U679 POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
U689 POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
U688 POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
U690 POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
U691 POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
U692 POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
U693 POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
U681 POWER_BLC_RET	BLC_HV			LED_RETURN_1
U682 POWER_BLC_RET	BLC_HV			LED_RETURN_2
U684 POWER_BLC_RET	BLC_HV			LED_RETURN_3
U685 POWER_BLC_RET	BLC_HV			LED_RETURN_4
U686 POWER_BLC_RET	BLC_HV			LED_RETURN_5
U687 POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus				
U670 POWER_BLC	BLC_HV	67V		BKLT_BOOST
U693 POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
U674 POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI		
U664	SMB_PHY	SMB
U683	SMB_PHY	SMB

SYNC_MASTER=J117_ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
BLC Constraints			
 Apple Inc.		DRAWING NUMBER	051-00081
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	123 OF 123
		SHEET	81 OF 81