

A34 Schematics

Tiger Lake-UP3

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A4

Document Number

A34_TGL

Rev


SDV

Date: Monday, November 16, 2020

Sheet 1 of 106

Project Code: 4PD0MW010001 (A34)
 4PD0MS010001 (A35)
 PCB No : 203027
 Revision : SIT

A34_TGL(14")/A35_TGL(15") Block Diagram



GPU DC/DC RT8813DG6QW	85	CHARGER BQ25710	44
OUTPUTS		INPUTS	OUTPUTS
19V_DCBATOUT	1V_V6ACORE_S0	19V_AD+ BT-	19V_DCBATOUT
GPU DC/DC 65335FQZ1U	86	SYSTEM DC/DC SY8288CRAC	45
OUTPUTS		INPUTS	OUTPUTS
19V_DCBATOUT	1D35V_VGA_S0	19V_DCBATOUT	5V_AUX_S5 5V_S5
GPU DC/DC TPS22976	86	SYSTEM DC/DC SY8288BRAC	45
OUTPUTS		INPUTS	OUTPUTS
1D8V_AON_S0	19V_DCBATOUT	3B3V_AUX_S5 3B3V_S5	
GPU DC/DC TPS22976	86	CPU DC/DC RT3612EBGQW	46,47
OUTPUTS		INPUTS	OUTPUTS
1D8V_VGA_S0	19V_DCBATOUT	1V_CPU_CORE	
GPU DC/DC 62822DRC1U	86	CPU DC/DC RT3612EBGQW	46,50
OUTPUTS		INPUTS	OUTPUTS
1V_VGA_S0	19V_DCBATOUT	1D8V_VCCIN_AUX	
		CPU DC/DC RT3612EBGQW	46,48
		INPUTS	OUTPUTS
		19V_DCBATOUT	1V_VCCSA
		CPU DC/DC G5416QS1U	51
		INPUTS	OUTPUTS
		19V_DCBATOUT	1D2V_S3
		3D3V_S5	2D5V_S5
		SYSTEM DC/DC G5335DQZ1U	53
		INPUTS	OUTPUTS
		3D3V_S5	1D8V_S5
		SYSTEM Load switch G5027CRD1D	40
		INPUTS	OUTPUTS
		1D05V_S5_OUT	1V_VCCST 1V_VCCSTG

Main Func = CPU

- 24 PECL_CPU <<>>
- 22,24,44,46 PROCHOT#_CPU <<>>
- 26 THERMTRIP#_CPU <<>>
- 65 TP_IN# <<>>
- 79 GPU_EVENT# <>>>
- 15 DBG_PMODE <>>>
- 71,72 RETIMER_FORCE_PWR <<>>







Figure 10-1. Routing Illustration for PROCHOT# Topology



M1,2,3,4,5: <3 inches
M6: 1-11 inches
MCPU: 0.3-1.5 inches
Mt <0.3 mils
Main route (M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches





15 SKUD UMA S16G SIT


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		CPU (THML/JTAG)	
Size	Document Number	Rev	
Custom	A34_TGL		SDV
Date:	Monday, November 16, 2020	Sheet	3 of 106

Main Func = CPU

eDP






DP to AUX



eDP

DP

TBT



Document Number: 607872 Ver 1.2

Port	Function	DDI Signal Name	DP Signal Name
DDI B	Main Link	DDIB_TXP[0]	DDIB_DP_LANE0_P
		DDIB_TXN[0]	DDIB_DP_LANE0_N
		DDIB_TXP[1]	DDIB_DP_LANE1_P
		DDIB_TXN[1]	DDIB_DP_LANE1_N
		DDIB_TXP[2]	DDIB_DP_LANE2_P
		DDIB_TXN[2]	DDIB_DP_LANE2_N
		DDIB_TXP[3]	DDIB_DP_LANE3_P
Aux	Aux	DDIB_AUX_P	DDIB_DP_AUX_P
		DDIB_AUX_N	DDIB_DP_AUX_N
HPD	HPD	DDSP_HPDB	DPB_HPDP

<https://vinafix.com>

Vinafix.com

























15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsin 221, Taiwan, R.O.C.

File No. **CPU (DDI/EDP)**

Size: Custom Document Number: **A34_TGL** Rev. **SDV**

Date: Monday, November 16, 2020 Sheet: 4 of 106



https://www.fixfix.com



15 SRU0 LMA 5160 SIT

Wistron Corporation
2/F, 38, Sec. 1, Hsin-Ya Rd, Taipei, R.O.C.

15 SRU0 LMA 5160 SIT

Doc: Memory, November 16, 2020

Main Func = CPU



CFG9:PD 1K=> SVID Disable

<https://vinafix.com>

CFG	Description	Termination	Resistor
	Operation; No stall. - 0 = Stall		
CFG[0]	RSVD	None	
CFG[1]	RSVD	Pull-up to VCCIO	1K ohm
CFG[2]	RSVD	Pull-up to VCCIO	1K ohm
CFG[3]	RSVD	Pull-up to VCCIO	1K ohm
CFG[4]	eDP enable Strap: - 1 = Disabled. - 0 = Enabled.	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[6:5]	RSVD	None	
CFG[7]	PEG deferred link training	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[8]	RSVD	None	
CFG[11:9]	RSVD	Pull-up to VCCIO	1K ohm
CFG[13:12]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: - 1 - (Default) Normal - 0 - Reversed	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[1 7:15]	RSVD	None	

15 SKUD UMA S16G SIT

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU (CFG/ST)**

Size: A3 Document Number: **A34_TGL** Rev: **SDV**

Date: Monday, November 16, 2020 Sheet 6 of 106

Main Func = CPU


- 46 VCCORE_SENSE
- 46 VSSCORE_SENSE
- 46 SVID_DATA_CPU
- 46 SVID_CLK_CPU
- 46 SVID_ALERT#_CPU




Layout note:
Length matchin 25mil, and close SOC in 2inch "

Layout Note:

1. Place close to CPU within 2"
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil



- R38 VCCCORE_SENSE
- R37 VSSCORE_SENSE
- M12 SVID_DATA_CPU
- M11 SVID_CLK_CPU
- P12 SVID_ALERT#_CPU




Notes	Details
SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω
VIDSCK platform resistors	Rpu1=empty, Rpu2=45Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=empty
Platform resistors tolerances	5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock


15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: CPU (VCORE/VID)
Size: Custom Document Number: A34_TGL Rev: SDV
Date: Monday, November 16, 2020 Sheet: 7 of 106



REFER DOC#614056 FOR ES1 WORKAROUND CIRCUIT FOR PINS CY15 and CY28.



15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU	
Size A4	Document Number A34_TGL
Date: Monday, November 16, 2020	Rev SDV
Sheet 9 of 106	


Main Func = CPU

TGL_U42

U42
IccMax current-10ms max = 65 A

VCORE

22uF	PCS	Cap
U42	15+5	330uF*1



TGL-UP3 8L T3_DS_VCCIN				
Power Rail	Decap Placement	Form Factor	Value	Number
VCCIN	Secondary Side	0402	10 uF	12
		7343	220 uF	2
	Primary Side	7343	PH	2
		0603	22 uF	8


TGL-UP3 8L T3_SS_VCCIN				
Power Rail	Decap Placement	Form Factor	Value	Number
VCCIN	Primary Side	7343	220 uF	2
		7343	PH	2
		0603	22 uF	10
		0402	10 uF	12

Document Number: 607872 Ver 1.1

RT6543

22uF	PCS	Cap
U42	13+5	330uF*1

VCCINAUX



TGL-UP3 8L T3_DS_VCCIN_AUX				
Power Rail	Decap Placement	Form Factor	Value	Number
VCCIN_AUX	CPU Primary Side	7343	220uF	1
		0805	47uF	3
		0805	Placeholder	3
		0603	22uF	12
		0402	10uF	15
	CPU Secondary side	0402	10uF	10

TGL-UP3 8L T3_SS_VCCIN_AUX				
Power Rail	Decap Placement	Form Factor	Value	Number
VCCIN_AUX	CPU Primary Side	7343	220uF	2
		0805	47uF	3
		0805	Placeholder	3
		0603	22uF	12
		0402	10uF	17

Document Number: 607872 Ver 1.1

<https://vinafix.com>


Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin-Tai Rd., Hsichin, Taipei 10621, Taiwan, R.O.C.	
Title CPU_(Power CAP1)			
Size	Document Number:	Rev	SDV
Prelim	A34_TGL	106	106
Date: Monday, November 16, 2020 Sheet 10 of 106			

Main Func = CPU

VDDQ
 1U * 8
 22U * 4
 10U * 13



TGL-UP3_8L_T3_DS_VDD2

Power Rail	Decap Placement	Form Factor	Value	Number
VCCDD2	Secondary Side	0402	10uF	8
	Primary Side	0603	47uF	2
		0402	1uF	8

TGL-UP3_8L_T3_SS_VDD2

Power Rail	Decap Placement	Form Factor	Value	Number
VCCDD2	Primary Side	0603	47uF	2
		0402	1uF	8
		0402	10uF	13

TGL-UP3_VCCST

Power Rail	Decap Placement	Form Factor	Value	Number
VCCST	Primary/Secondary Side	0402	1uf	2

TGL-UP3_VCCSTG

Power Rail	Decap Placement	Form Factor	Value	Number
VCCSTG	Primary/Secondary Side	0402	1uf	2

Document Number : 607872 Ver 1.1

<https://vinafix.com>

15 SKUD UMA S16G SIT

















緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (Power Cap2)**

Size Custom	Document Number A34_TGL	Rev SDV
Date: Monday, November 16, 2020	Sheet 11 of 106	

TEST MODE 5	Do Not Suf	1	TP1301
TEST MODE 7	Do Not Suf	1	TP1302
TEST MODE 8	Do Not Suf	1	TP1303
TEST MODE 9	Do Not Suf	1	TP1304



(Blanking)

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR (RSVD) (DDR4-CHA1)**

Size
A4

Document Number
A34_TGL

Rev
SDV

Date: Monday, November 16, 2020

Sheet 14 of 106

- 18 SPI_SL_CPU <<< <<<
- 18 SPI_WP_CPU <<< <<<
- 18 SPI_HOLD_CPU <<< <<<
- 21,61 CNV_RGL_DT >>> >>>
- 18 GPP_C5/SMLDAlert# <<< <<<
- 18 GPP_E6 <<< <<<
- 19 HDA_SDOOUT_CPU <<< <<<
- 4,71 USB1_TCSS_RXD >>> >>>
- 3 DBG_PMODE <<< <<<
- 4 TBT_LSX1_VCC_CONFIG <<< <<<
- 18 GPP_E10 <<< <<<
- 18 GPP_E11 <<< <<<
- 4 TBT_LSX3_VCC_CONFIG <<< <<<
- 4 GPP_D10 <<< <<<

GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)
Schematic							
High	ESPI Disable		Enable	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)	Disable	OVERRIDE	INTEGRATED CNVI DISABLE
Low	Enable =default=		Disable	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDEN	INTEGRATED CNVI ENABLE
GPIO	TBT LSX VCCIO conf. #0	TBT LSX VCCIO conf. #1	TBT LSX VCCIO conf. #2	TBT LSX VCCIO conf. #3	SPI0_IO3	GPP_E10	GPP_E11
Schematic							
High	3.3V	3.3V	3.3V	3.3V		DFXTESTMODE DISABLED (DEFAULT)	
Low	1.8V	1.8V	1.8V	1.8V		DFXTESTMODE ENABLED	

Original Ref.

GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT LSX #0
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PD 20K	BOOT HALT HIGH: DISABLED LOW: ENABLED NO INTERNAL PUI/PD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUI/PD	CPU/SSC CLOCK FREQ HIGH: 19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL) LOW: 38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PD 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUI/PD	FLASH DESPROT/SECURITY OVERRIDE HIGH: OVERRIDEN LOW: SECURITY MEASURES NOT OVERRIDEN WEAK INTERNAL PD 20K	M.2 CNVI MODES LOW-> INTEGRATED CNVI ENABLE HIGH-> INTEGRATED CNVI DISABLE NO INTERNAL PUI/PD	TBT LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUI/PD
TBT LSX #1	TBT LSX #2	TBT LSX #3	A0	GPP_E10	GPP_E11		
TBT LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUI/PD	TBT LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUI/PD	TBT LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUI/PD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUI/PD				


Vinafix.com

Main Func = PCH


#543016:
220 nF nominal capacitors are recommended for Gen 3.
100 nF nominal capacitors are recommended for Gen 2.

(#545659) The xHCI controller supports USB Debug port on all USB3.0 capable ports.

USB3 Type C port (MB)



USB3 Type C port (IO)



WLAN




M.2 SSD1




TBT Type C port 1 (MB)



USB3 Type C port (MB)



USB3 Type C port (IO)



FP




CAMERA



BT



GPU



M.2 SSD1
(PCIe/SATA)




USB3 Type C port (IO)

USB3 Type C port (MB)

WLAN


BT

GPU



Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
Note: Must maintain low DC resistance routing (<0.1 ohm).
- Isolation Spacing: At least 12 mils to any adjacent high speed I/O.



Features	Premium UP3	Premium UP4
USB 2.0 Ports	10	10
PCIe Gen 3 Lanes	12	10
PCIe Root Ports	6	5
USB 3.2 Gen 2x1 Ports	4	4
SATA Ports (all 6 Gb/s capable)	2	0
AUDIO DSP Core Count	4	4

SKU	0	1	2	3	4	5	6	7	8	9	10	11
Premium UP3	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	PCIe 3.0	PCIe 3.0	PCIe 3.0/GbE	PCIe 3.0/GbE	PCIe 3.0/GbE	PCIe 3.0	PCIe 3.0/SATA	PCIe 3.0/SATA
Premium UP4	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	USB 3.2 Gen 2x1/PCIe 3.0	-	-	PCIe 3.0/GbE	PCIe 3.0/GbE	PCIe 3.0/GbE	PCIe 3.0	PCIe 3.0	PCIe 3.0

Tiger Lake PCH-LP SKU

CHIPSET SKU	Max USB 2.0 No. of Ports	USB 2.0 P1	USB 2.0 P2	USB 2.0 P3	USB 2.0 P4	USB 2.0 P5	USB 2.0 P6	USB 2.0 P7	USB 2.0 P8	USB 2.0 P9	USB 2.0 P10 (or CNV1 BT)	USB2
PREMIUM-UP4	6											
PREMIUM-UP3	10											
MAINSTREAM BASE-UP3	8											

■ Port Disabled
 ■ Port Enabled
 ■ Port Enabled for Intel® Wireless-AC only

Integrated Bluetooth* and USB 2.0 Design Considerations

Tiger Lake UP3

For integrated Bluetooth* functionality with the Intel® Wireless-AC (CNV1) solution, Tiger Lake PCH-LP USB 2.0 port # 10 must be used.

If integrated Bluetooth* functionality is not desired, Tiger Lake UP3 USB 2.0 port # 10 may be used for USB functionality.

PCH-LP	PCIe* Controller #1			PCIe* Controller #2			PCIe* Controller #3						
	Flex I/O Lanes	0	1	2	3	4	5	6	7	8	9	10	11
PCIe* Lanes	1x4	0	1	2	3	4	5	6	7	8	9	10	11
Logical Link Lanes	1x4 LR	0	1	2	3	0	1	2	3	0	1	2	3
	2x2	0	1	0	1	0	1	0	1	0	1	0	1
	2x2 LR	1	0	1	0	1	0	1	0	1	0	1	0
	1x2+2x1	0	1	0	0	0	1	0	0	0	1	0	0
Assigned Root Ports	2x1+1x2	0	0	1	0	0	0	1	0	0	0	1	0
	4x1	0	0	0	0	0	0	0	0	0	0	0	0
	1x4	RP1			RP5			RP9					
	1x4 LR	RP1			RP5			RP9					
Assigned Root Ports	2x2	RP1	RP3	RP5	RP7	RP9	RP11						
	2x2 LR	RP3	RP1	RP7	RP5	RP11	RP9						
	1x2+2x1	RP1	RP3	RP4	RP5	RP7	RP8	RP9	RP11	RP12			
	2x1+1x2	RP4	RP3	RP1	RP8	RP7	RP5	RP12	RP11	RP9			
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12

16 SKUD LIMA 5180 BIT



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh-Shan, Taipei Hsien 221, Taiwan, R.O.C.

CPU (PCIe/SATA/USB)

Document Number: **A34_TGL**





Issue: 16 of 16

Main Func = PCH




SPI SELECT STRAP
Cap LOW - 3.3V
Cap DY - 1.8V

SPI SELECT STRAP
LOW - 3.3V
HIGH - 1.8V



73.01G07.0HG Voltage Level 1V
Intel request set as PDG .



Vinafix.com

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU (PMU)**

Size: Custom
Customer: **A34_TGL**

Date: Monday, November 16, 2020 Sheet: 17 of 106

Main Func = PCH

27 HDA_SDIN0_CPU
 27 HDA_SDOOUT_CODEC
 27 HDA_SYNC_CODEC
 27 HDA_BITCLK_CODEC
 15 HDA_SDOOUT_CPU

24.85 DGPU_PWROK





55 DMIC1_SCL_CPU
 55 DMIC1_SDA_CPU

24 ME_UNLOCK

21.61 CNV_RF_RESET#

61.89 BLUETOOTH_EN

76 DGPU_HOLD_RST#



GPIO S group supports 1.8 V only.
 GPIO R group supports per-group voltage configuration (3.3 V or 1.8 V) only.

<https://vinafix.com>





15 SKUD UMA S16G SIT

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (HDA/I2S/SD/DMIC)	
Title:	Document Number:
Size: A3	A34_TGL
Date: Monday, November 16, 2020	Sheet: 19 of 106

Main Func = PCH

- 68 CPU_UART2_TXD <<<
- 68 CPU_UART2_RXD <<<
- 61.89 WIFI_RF_EN <<<
- 27 HDA_SPKR <<<
- 55.89 ISH_I2C0_SCL <<<
- 55.89 ISH_I2C0_SDA <<<
- 24 EC_I2C_SCL_LS <<<
- 24 EC_I2C_SDA_LS <<<
- 65.89 CPU_I2C_SCL_TP <<<
- 65.89 CPU_I2C_SDA_TP <<<
- 55.89 ISH_ALS_INT# >>>
- 86 DGPU_PWR_EN# <<<
- 24 EC_SMI# <<<

Touch Pad



<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsain Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **CPU (UART/I2C/ISH)**

Size: Custom Document Number: **A34_TGL** Rev: **SDV**

Date: Monday, November 16, 2020 Sheet: 20 of 108

Main Func = PCH

- 61 CNV_WR_DN0
 - 61 CNV_WR_DP0
 - 61 CNV_WR_DN1
 - 61 CNV_WR_DP1
 - 61 CNV_WR_CLKN
 - 61 CNV_WR_CLKP
 - 61 CNV_WT_DN0
 - 61 CNV_WT_DP0
 - 61 CNV_WT_DN1
 - 61 CNV_WT_DP1
 - 61 CNV_WT_CLKN
 - 61 CNV_WT_CLKP
-
- 17,40 CPU_C10_GATE#
-
- 61 CNV_BRI_RSP
 - 15,61 CNV_RGI_DT
 - 61 CNV_BRI_DT
 - 61 CNV_RGI_RSP
 - 61 CNV_CLKREQ
 - 61 CNV_RF_RESET#



<https://vinafix.com>

Vinafix.com

RAM ID3	RAM ID2	RAM ID1	RAM ID0	Vendor	Total Density	Description	Vendor PN	Part No.
GPP_H23	GPP_H22	GPP_H21	GPP_H20					
0	0	0	0	Micron	16GB	Memory 16Gb 1z SDP DDR4 3200M Micron	MT40A1G16KD-062E:E	MM20000013725
0	0	0	1	Samsung	16GB	Memory 16Gb A-Die DDR4 SDRAM 3200M Sam	K4AAG165WA-BCWE	MM20000077820
0	0	1	0	Micron	8GB	Memory 8Gb 1y DDR4 DRAM 3200M Micron	MT40A512M16TB-062E:J	MM20000013625
0	0	1	1	Samsung	8GB	Memory 8Gb C-Die DDR4 SDRAM 3200M SAM	K4A8G165WC-BCWE	MM20000077720

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **CPU (EMMC/CNV)**

Size Custom Document Number: **A34_TGL** Rev **SDV**








Date: Monday, November 16, 2020 Sheet 21 of 106

Main Func = PCH


- 50 VSSAUX_SENSE >>>
- 50 VCCAUX_SENSE >>>
- 3,24,44,46 PROCHOT#_CPU >>>
- 40 V1P05_CTRL >>>
- 50 VCCIN_AUX_VID0 <<<
- 50 VCCIN_AUX_VID1 <<<
- 72 VRALERT# >>>
- 40 VNN_CTRL >>>



<https://vinafix.com>



Main Func = PCH



15 SKUD UMA S16G SIT


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VSS)		
Size A4	Document Number A34_TGL	Rev SDV
Date: Monday, November 16, 2020		Sheet 23 of 106

Main Func = BIOS ROM/RTC



- 8 24.89 SPI_CS_CPU_N0
- 8 24.89 SPI_SO_ROM
- 18.89 SPI_WP_ROM
- 18.89 SPI_HOLD_ROM
- 8 24.89 SPI_CLK_ROM
- 8 24.89 SPI_SI_ROM

SYSTEM SPI ROM

Length Matching between DATA and CLK should be maximum of 500 mils.




SOP8



RPMC (Replay-Protected Monotonic Counter)

072.12850.0001 MXIC MX77L12850FM2I40
 072.25128.0A81 WINBOND W25R128JVS1Q




15 SKUD UMA S16G SIT


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Flash/RTC	
Size: Custom	Document Number: A34_TGL
Date: Monday, November 16, 2020	Rev: SDV
Sheet 25 of 106	

SSID = Thermal

- 24 VD_IN1
- 24 VD_IN2
- 24.40 PURE_HW_SHUTDOWN#
- 24 VD_OUT1
- 40.46 PWR_VCORE_VR_READY
- 24.89 FAN1_PWM
- 24 FAN_TACH1
- 89 FAN_TACH1_C
- 24.80 FAN_TACH2
- 24.80 FAN2_PWM
- 89 FAN_TACH2_C
- 3 THERMTRIP_CPU
- 63.71.76.89 PLT_RST#




RT2601 close CPU and Vcore choke
VD_IN1 trace 10 mil




Layout Note :Place Close to CPU1

- 24.79 EC_IC_SCL_THM
- 24.79 EC_IC_SDA_THM



PULL-UP RESISTOR	TEMPERATURE (°C)
2kΩ	75
7.5kΩ	90
10.5kΩ	100
14kΩ	105
18.7kΩ	110

***Layout* 15 mil**





<https://vinafix.com>

15 SKUD UMA S16G SIT





緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
Audio (RSVD) (Audio AMP)			
Size	Document Number		Rev
A4	A34_TGL		SIT
Date: Monday, November 16, 2020			
		Sheet 28	of 106

SSID = AUDIO Speaker



Vinafix.com

<https://vinafix.com>



15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio(Speaker)	
Size A4	Document Number A34_TGL
Date: Monday, November 16, 2020	Rev SIT
Sheet 29 of 106	

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 30	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 31	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 32	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title RSVD			
Size A3	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 33 of	106

5

4

3

2

1

D

D

C

C

B

B

A

A

Vinafix.com

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RSVD**

Size
A4

Document Number **A34_TGL**

Rev
SIT

Date: Monday, November 16, 2020

Sheet 34 of 106

5

4

3

2

1

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title **RSVD**

Size A4	Document Number A34_TGL	Rev SIT
------------	-----------------------------------	-------------------

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 36	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020			
		Sheet 37	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 38	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 39	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 41	of 106

72 TYPEC1_HV_GATE >>>
 24 TYPEC1_VBUS20_DET# <<<
 24 TYPEC2_VBUS20_DET# <<<
 72 TYPEC1_VSYS >>>



<https://vinafix.com>



15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
042_INT IO (TYPEC DC-DC)	
Title:	Document Number:
Size: A3	A34_TGL
Date: Monday, November 16, 2020	Rev: SIT

BATTERY CONNECTOR

- 24.44 PWR_SMB_SCL_CHG <<<>>>
- 24.44 PWR_SMB_SDA_CHG <<<>>>
- 24 PWR_CHG_BAT_IN# <<<>>>

- 89 BI <<<>>>
- 89 BAT_TS# <<<>>>
- 89 CPU_I2C_SCL_BATA <<<>>>
- 89 CPU_I2C_SDA_BATA <<<>>>




<https://vinafix.com>

Vinafix.com









15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
INT IO (DC IN/BAT CON)		
SIZE: Custom Date: Monday, November 16, 2020	DOCUMENT NUMBER: A34_TGL Sheet 43 of 106	REV: SIT

OFFPAGE-Signal



OFFPAGE-GAP



15 SKUD LIMA S16G SIT

緯創實通 **Wistron Corporation**
21F, 88, Sec 1, Hsin Tai Wu Rd., Hachih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **SY8288C&SY8288B_5V3D3V**

Doc: Document Number: **A34 TGL**

Date: Monrosy, November 16, 2020 Sheet: 45 of 106

OFFPAGE

PH on CPU side



VCORE_PG PH on CPU side



VSSCORE SENSE





VCCCORE SENSE



EE side Link SVID Pull High V




Reserve for Power test




tekni indonesia

LL/IMON Compesation
NCP15XH103F031C
Need confirm with RT If you change Chock







RT3612EB





0603 Size

0603 Size

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		RT3612EB_VCORE(1/2)	
File	Document Number	Rev	
Custom	A34_TGL	SIT	
Date	Monday, November 16, 2020	Sheet	46 of 106



Design Current=45.5A
Icc(max)=65A
OCP>93A



<https://vinafix.com>

BLANK

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
POWER (RSVD)

Size
A


Document Number
A34_TGL

Rev
SIT

Date: Monday, November 16, 2020

Sheet 48 of 106

55 EL_ONZ >> 1 PR4911 Do Not Stuff 2 PWR_LCD_SWIRE






<https://vinafix.com>

Vinafix.com

OFFPAGE




OFFPAGE_GAP



<https://vinafix.com>

15 SKUD UMA 5160 BT

緯創資通		Wistron Corporation	
2/F, Sec. 1, Hsin Tai Wu Rd., Hsinchu		Tapei Road, 221, Taiwan, R.O.C.	
RT6543A_VCCAUX			
Doc No.		Revised Number	
A34_TGL		SIT	
Date: Monday, November 16, 2009		Page 50 of 105	



BLANK

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER (RSVD)			
Size A	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020	Sheet 52	of	106


OFFPAGE

OFFPAGE_GAP


SSID = PWR.Plane.Regulator_1p0v

40 PWR_1D8V_EN

50 PWR_VCCAUX_EN



G5335D for 1D8V



Cyntec 6.8mm x 7.3mm x 3.0mm
DCR:10mOhm
I_{dc} : 12 A , I_{sat} : 22A

I_{max}=4.2A

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsein 221, Taiwan, R.O.C.

Part: **G5335D 1D8V**


Site: Discussion/Revision: **A34 TGL**

Date: Monday, November 16, 2020 Sheet: 53 of 106


<https://vinafix.com>

OFFPAGE

PH on EE Side





PH on EE Side



VID1 VNN OUTPUT VOLTAGE	
1	0.78 V
0	1.05 V

VID2 V1P05 OUTPUT VOLTAGE	
1	0.96 V
0	1.05 V

OFFPAGE-GAP



VID1 VNN OUTPUT VOLTAGE	
1	0.78 V
0	1.05 V

VID2 V1P05 OUTPUT VOLTAGE	
1	0.96 V
0	1.05 V

15 SKUD UMA S16G SIT


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **APW8743_ByPASS**

Site: Custom	Document Number: A34_TGL	Rev: SIT
Date: Monday, November 16, 2020	Sheet: 54	of 106








Main Func = LCD

- 4 eDP_TX_CPU_N0
- 4 eDP_TX_CPU_P0
- 4 eDP_TX_CPU_N1
- 4 eDP_TX_CPU_P1
- 4 eDP_TX_CPU_N2
- 4 eDP_TX_CPU_P2
- 4 eDP_TX_CPU_N3
- 4 eDP_TX_CPU_P3
- 4 eDP_AUX_CPU_N
- 4 eDP_AUX_CPU_P
- 4 eDP_HPD_CPU
- 4 eDP_VDDEN_CPU
- 4 eDP_BLCtrl_CPU
- 24 BLON_OUT
- 20.89 ISH_I2C0_SCL
- 20.89 ISH_I2C0_SDA
- 20.89 ISH_ALS_INT#
- 16.89 CCD_USB20_N
- 16.89 CCD_USB20_P
- 19 DMIC1_SCL_CPU
- 19 DMIC1_SDA_CPU
- 89 DMIC1_CLK_CON_C
- 89 DMIC1_DATA_CON_C
- 49 EL_ON2
- 89 BL_PWM
- 89 eDP_BLEN_CON_R14
- 89 eDP_BLEN_CON_R15
- 89 eDP_HPD_CON



Vinafix.com

<https://vinafix.com>



15 SKUD UMA S16G 3rd = 075.73044.0003

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Display (LCD)	
Size: A3	Document Number: A34_TGL
Date: Monday, November 16, 2020	Rev: SIT

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A3	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 56	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RSVD**

Size A4	Document Number A34_TGL	Rev SIT
------------	-----------------------------------	-------------------

Date: Monday, November 16, 2020 Sheet 57 of 106

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 58	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 59	of 106

<https://vinafix.com>





15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 60	of 106

SSID = Wireless

Mini Card Connector (802.11a/b/g/n)

- 21 CNV_RF_RESET#
- 21 CNV_CLKREQ
- 21 CNV_BRI_RSP
- 15,21 CNV_RGI_DT
- 21 CNV_RGI_RSP
- 21 CNV_BRI_DT
- 24,68 E51_TXD
- 18 SUS_CLK_CPU
- 26,63,71,76,89 PLT_RST#
- 19,89 BLUETOOTH_EN
- 20,89 WIFI_RF_EN
- 16,89 BT_USB20_P
- 16,89 BT_USB20_N
- 21 CNV_WR_DN1
- 21 CNV_WR_DP1
- 21 CNV_WR_DN0
- 21 CNV_WR_DP0
- 21 CNV_WR_CLKN
- 21 CNV_WR_CLKP
- 16 WLAN_PCIE_TX_C_P
- 16 WLAN_PCIE_TX_C_N
- 16 WLAN_PCIE_RX_P
- 16 WLAN_PCIE_RX_N
- 18 WLAN_CLK_CPU_P
- 18 WLAN_CLK_CPU_N
- 18 WLAN_CLKREQ_CPU_P
- 18 WLAN_CLKREQ_CPU_N
- 17,63,89 PCIE_WAKE#
- 21 CNV_WT_DN1
- 21 CNV_WT_DP1
- 21 CNV_WT_DN0
- 21 CNV_WT_DP0
- 21 CNV_WT_CLKN
- 21 CNV_WT_CLKP



<https://vinafix.com>

15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec. 1, Hsh Tai Wu Rd., Hstchh, Taipei Hsien 221, Taiwan, R.O.C.	
INT IO (Mini card-WLAN)	
Title	Rev
Size A3	SIT
Document Number	A34_TGL
Date: Monday, November 16, 2020	Sheet 61 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

Vinafix.com

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO WWAN**

Size
A4

Document Number
A34_TGL

Rev
SIT

Date: Monday, November 16, 2020

Sheet 62 of 106

5

4

3




2

1

SSID = mSATA



Mini Card Connector (mSATA)

- 17,61,89 PCIE_WAKE# <<<
- 18 SSD1_CLKREQ_CPU_N <<<
- 17,26,61,71,76,89 PLT_RST# <<<
- 16 DEVSLP1 <<<
- 65 SSD1_PEDET <<<
- 18 SSD1_CLK_CPU_P <<<
- 18 SSD1_CLK_CPU_N <<<
- 16 SSD1_PCIE_TX_P0 <<<
- 16 SSD1_PCIE_TX_N0 <<<
- 16 SSD1_PCIE_RX_P0 <<<
- 16 SSD1_PCIE_RX_N0 <<<
- 16 SSD1_PCIE_TX_P1 <<<
- 16 SSD1_PCIE_TX_N1 <<<
- 16 SSD1_PCIE_RX_P1 <<<
- 16 SSD1_PCIE_RX_N1 <<<
- 16 SSD1_PCIE_TX_P2 <<<
- 16 SSD1_PCIE_TX_N2 <<<
- 16 SSD1_PCIE_RX_P2 <<<
- 16 SSD1_PCIE_RX_N2 <<<
- 16 SSD1_PCIE_TX_P3 <<<
- 16 SSD1_PCIE_TX_N3 <<<
- 16 SSD1_PCIE_RX_P3 <<<
- 16 SSD1_PCIE_RX_N3 <<<



SKT-NGFF75P-224-GP
062.10003.0F31
 3rd = 062.10003.0F21

<http://vinafix.com>



Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Table 27. Socket 2 Module Configuration

State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	NC	GND	GND	SSD - PCIe	N/A

Document Number: 575412 Ver 0.9
 220 nF nominal capacitors are recommended for Gen 3
 300 nF nominal capacitors are recommended for Gen 2

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


INT IO (SSD-NGFF-1)

Size: Custom Document Number: A34_TGL Rev: SIT

Date: Monday, November 16, 2020 Sheet: 83 of 106

Power Button

24.92 KBC_PWRBTN# <<—



<https://vinafix.com>


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

15 SKUD UMA S16G SIT









緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED / Button / Power Button			
Size	Document Number	Rev	
A4	A34_TGL	SIT	
Date:	Monday, November 16, 2020	Sheet	64 of 106

SSID = User.Interface

USB



Audio Jack



15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
IO Board Conn (USB/AUDIO)		
Size	Document Number	Rev
Custom	A34_TGL	SIT
Date:	Monday, November 16, 2020	Sheet 66 of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**


Size A	Document Number A34_TGL	Rev SIT
-----------	-----------------------------------	-------------------

Date: Monday, November 16, 2020 Sheet 67 of 106



<https://vinafix.com>

15 SKUD UMA S16G SIT

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Debug (ESPI Debug)	
Size A4	Document Number A34_TGL
Date: Monday, November 16, 2020	Rev SIT
Sheet 68 of 106	

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 69	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 70 of	106

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE


- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE


- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE

- 24.72 EC_EC_SCL_PD
- 24.73 EC_EC_SCL_PD
- 73 USB_PD_CCI
- 74 USB_PD_CCI
- 75 USB_PD_CCI
- 76 USB_PD_CCI
- 77 USB_PD_CCI
- 78 USB_PD_CCI
- 79 USB_PD_CCI
- 71 BB_EC_AIN
- 71 INCLDENTH
- 371 RETIMER_PWD_PEN
- 4 CPU_EC_CPU
- 71.02.75 BB_EC_SCL_PD
- 71.02.76 BB_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 24 EC_EC_SCL_PD
- 32 VBUSENH
- 71 RETIMER_RST_N
- 18.72 CPU_EC_SCL_SMA
- 18.73 CPU_EC_SCL_SMA
- 4 TYPEC_VG_GATE
- 42 TYPEC_VG_GATE


Main Func = TypeC



PD for TYPEC 1 (TBT4) & TYPEC 2



D7201 ONSEMI NSR20F30N1T5G Vishay VSKT20301608 PLACE NEAR U7201



I2C Address Selection



I2C Address Selection

I2C1		I2C2		I2C3	
Master: EC	Slave: PD	Master: CPU	Slave: PD	Master: PD	Slave: Linear
USB1 (TB4)	USB1 (TB4)	USB1 (TB4)	USB1 (TB4)	USB2	USB2
0x23	0x23	0x23	0x23	0x44	0x44

Table 5. I²C Default Slave Address for I2C_EC_SCL_SDA.

I ² C address index (decoded from ADCIN1 and ADCIN2) ⁽¹⁾	Port	Slave Address								Available During BOOT	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
#1	A	0	1	0	0	0	0	0	0	R/W	Yes
#1	B	0	1	0	0	1	0	0	0	R/W	No
#2	A	0	1	0	0	0	0	1	1	R/W	Yes
#2	B	0	1	0	0	1	0	1	1	R/W	No
#3	A	0	1	0	0	0	1	0	0	R/W	Yes
#3	B	0	1	0	0	1	1	1	0	R/W	No
#4	A	0	1	0	0	0	1	1	1	R/W	Yes
#4	B	0	1	0	0	1	1	1	1	R/W	No


Table 6. Device Configuration using ADCIN1 and ADCIN2

ADCIN1 decoded value ⁽¹⁾	ADCIN2 decoded value ⁽¹⁾	I ² C address Index ⁽²⁾	Dead Battery Configuration
7	5	#1	AlwaysEnableSink: The device always enables the sink path regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
5	5	#2	
2	0	#3	
1	7	#4	

Table 2. Decoding of ADCIN1 and ADCIN2 Pins

DIV = R _{DOWN} / (R _{UP} + R _{DOWN}) ⁽¹⁾	MIN	MAX	Without using R _{UP} or R _{DOWN}	ADCINx decoded value
0	0	0.0228	tie to GND	0
0.0229	0.0722	N/A		1
0.0723	0.1425	N/A		2
0.1426	0.2372	N/A		3
0.2373	0.3671	N/A		4
0.3672	0.7064	tie to LDO_V15		5
0.7065	0.9060	N/A		6
0.9061	1.0	tie to LDO_V33		7

PD to EC/TP




PD to PCH




PD to ROM



PD for TYPEC BD (IO)



I2C Address Selection



I2C Address Selection

I2C1		I2C2	
Master: EC	Slave: PD	Master: CPU	Slave: PD
USB3 (IO)	USB3 (IO)	USB3 (IO)	USB3 (IO)
0x20	0x20	0x50	0x50

Table 5. I²C Default Slave Address for I2C_EC_SCL_SDA.

I ² C address index (decoded from ADCIN1 and ADCIN2) ⁽¹⁾	Port	Slave Address								Available During BOOT	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
#1	A	0	1	0	0	0	0	0	0	R/W	Yes
#2	A	0	1	0	0	0	0	0	1	R/W	Yes
#3	A	0	1	0	0	0	0	1	0	R/W	Yes
#4	A	0	1	0	0	0	0	1	1	R/W	Yes


Table 6. Device Configuration using ADCIN1 and ADCIN2

ADCIN1 decoded value ⁽¹⁾	ADCIN2 decoded value ⁽¹⁾	I ² C address Index ⁽²⁾	Dead Battery Configuration
7	5	#1	AlwaysEnableSink: The device always enables the sink path regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
5	5	#2	
2	0	#3	
1	7	#4	


Table 2. Decoding of ADCIN1 and ADCIN2 Pins

DIV = R _{DOWN} / (R _{UP} + R _{DOWN}) ⁽¹⁾	MIN	MAX	Without using R _{UP} or R _{DOWN}	ADCINx decoded value
0	0	0.0228	tie to GND	0
0.0229	0.0722	N/A		1
0.0723	0.1425	N/A		2
0.1426	0.2372	N/A		3
0.2373	0.3671	N/A		4
0.3672	0.7064	tie to LDO_V15		5
0.7065	0.9060	N/A		6
0.9061	1.0	tie to LDO_V33		7

Main Func = Type C




TBT4-C Conn
TBT4/DP/PD
















PIN	SIGNAL NAME	PIN	SIGNAL NAME
A1	GND	B12	GND
A2	SSTXp1	B11	SSRXp1
A3	SSTXn1	B10	SSRXn1
A4	VBUS	B9	VBUS
A5	CC1	B8	SBU2
A6	Dp1	B7	Dn2
A7	Dn1	B6	Dp2
A8	SBU1	B5	CC2
A9	VBUS	B4	VBUS
A10	SSRXn2	B3	SSTXn2
A11	SSRXp2	B2	SSTXp2
A12	GND	B1	GND

TYPE C CON.
USB3.1 Gen1 / DP1.2



PIN	SIGNAL NAME	PIN	SIGNAL NAME
A1	GND	B12	GND
A2	SSTXp1	B11	SSRXp1
A3	SSTXn1	B10	SSRXn1
A4	VBUS	B9	VBUS
A5	CC1	B8	SBU2
A6	Dp1	B7	Dn2
A7	Dn1	B6	Dp2
A8	SBU1	B5	CC2
A9	VBUS	B4	VBUS
A10	SSRXn2	B3	SSTXn2
A11	SSRXp2	B2	SSTXp2
A12	GND	B1	GND



Main Func = TypeC


<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RSVD			
Size	Document Number		Rev
A4	A34_TGL		SIT
Date:	Monday, November 16, 2020	Sheet	74 of 106

Main Func = TYPEC MUX

Type C 2




DisplayPort Source



USB HOST



DisplayPort AUX



MUX I2C







DisplayPort HPD



I2C/USB MUX



Typc cc



IN/P	MODE	IO ¹	Mode	Operation
X	LOW	LOW	DOWN	DOWN
LOW	LOW	HIGH	0-1-0000	Operation 1
HIGH	LOW	HIGH	0-1-0001	Operation 2
LOW	HIGH	HIGH	0-1-0010	Operation 1
HIGH	HIGH	HIGH	0-1-0011	Operation 2
LOW	HIGH	LOW	10000.1	Only Operation 1
HIGH	HIGH	LOW	10000.1	Only Operation 1

IN/P	MODE	IO ¹	Mode	Operation
0-1-0000	DOWN	DOWN	0-1-0000	Operation 1
0-1-0001	DOWN	DOWN	0-1-0001	Operation 2
0-1-0010	DOWN	DOWN	0-1-0010	Operation 1
0-1-0011	DOWN	DOWN	0-1-0011	Operation 2
0-1-0000	DOWN	DOWN	0-1-0000	Operation 1
0-1-0001	DOWN	DOWN	0-1-0001	Operation 2
0-1-0010	DOWN	DOWN	0-1-0010	Operation 1
0-1-0011	DOWN	DOWN	0-1-0011	Operation 2


<https://vinafix.com>

► PEX_CLKREQ# is an active-low, open-drain bi-directional signal. It must have a 10 kΩ pull-up to 1V8_AON.

- 18 GFX_CLK_CPU_P <<<<<<
- 18 GFX_CLK_CPU_N <<<<<<
- 18 GFX_CLKREQ_CPU_N <<<<<<
- 19 DGPU_HOLD_RST# >>>>>>

- 16 GFX_PCIE_RX_P0 <<<<<<
- 16 GFX_PCIE_RX_N0 <<<<<<
- 16 GFX_PCIE_TX_P0 <<<<<<
- 16 GFX_PCIE_TX_N0 <<<<<<
- 16 GFX_PCIE_RX_P1 <<<<<<
- 16 GFX_PCIE_RX_N1 <<<<<<
- 16 GFX_PCIE_TX_P1 <<<<<<
- 16 GFX_PCIE_TX_N1 <<<<<<
- 16 GFX_PCIE_RX_P2 <<<<<<
- 16 GFX_PCIE_RX_N2 <<<<<<
- 16 GFX_PCIE_TX_P2 <<<<<<
- 16 GFX_PCIE_TX_N2 <<<<<<
- 16 GFX_PCIE_RX_P3 <<<<<<
- 16 GFX_PCIE_RX_N3 <<<<<<
- 16 GFX_PCIE_TX_P3 <<<<<<
- 16 GFX_PCIE_TX_N3 <<<<<<




- 17,26,61,63,71,89 PLT_RST# >>>>>>
- 79 SYS_PEX_RST_MON# <<<<<<



<https://www.vicfix.com>

OPS

Main Func = dGPU



<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

GPU_DIGITALOUT (2/5)

Size: A3	Document Number: A34_TGL	Rev: SIT
Date: Monday, November 16, 2020	Sheet: 77	of 106

Main Func = GPU
1. VDD1_P0V01
2. VDD1_P0V02
3. VDD1_P0V03
4. VDD1_P0V04
5. VDD1_P0V05
6. VDD1_P0V06
7. VDD1_P0V07
8. VDD1_P0V08
9. VDD1_P0V09
10. VDD1_P0V10
11. VDD1_P0V11
12. VDD1_P0V12
13. VDD1_P0V13
14. VDD1_P0V14
15. VDD1_P0V15
16. VDD1_P0V16
17. VDD1_P0V17
18. VDD1_P0V18
19. VDD1_P0V19
20. VDD1_P0V20
21. VDD1_P0V21
22. VDD1_P0V22
23. VDD1_P0V23
24. VDD1_P0V24
25. VDD1_P0V25
26. VDD1_P0V26
27. VDD1_P0V27
28. VDD1_P0V28
29. VDD1_P0V29
30. VDD1_P0V30
31. VDD1_P0V31
32. VDD1_P0V32
33. VDD1_P0V33
34. VDD1_P0V34
35. VDD1_P0V35
36. VDD1_P0V36
37. VDD1_P0V37
38. VDD1_P0V38
39. VDD1_P0V39
40. VDD1_P0V40
41. VDD1_P0V41
42. VDD1_P0V42
43. VDD1_P0V43
44. VDD1_P0V44
45. VDD1_P0V45
46. VDD1_P0V46
47. VDD1_P0V47
48. VDD1_P0V48
49. VDD1_P0V49
50. VDD1_P0V50
51. VDD1_P0V51
52. VDD1_P0V52
53. VDD1_P0V53
54. VDD1_P0V54
55. VDD1_P0V55
56. VDD1_P0V56
57. VDD1_P0V57
58. VDD1_P0V58
59. VDD1_P0V59
60. VDD1_P0V60
61. VDD1_P0V61
62. VDD1_P0V62
63. VDD1_P0V63
64. VDD1_P0V64
65. VDD1_P0V65
66. VDD1_P0V66
67. VDD1_P0V67
68. VDD1_P0V68
69. VDD1_P0V69
70. VDD1_P0V70
71. VDD1_P0V71
72. VDD1_P0V72
73. VDD1_P0V73
74. VDD1_P0V74
75. VDD1_P0V75
76. VDD1_P0V76
77. VDD1_P0V77
78. VDD1_P0V78
79. VDD1_P0V79
80. VDD1_P0V80
81. VDD1_P0V81
82. VDD1_P0V82
83. VDD1_P0V83
84. VDD1_P0V84
85. VDD1_P0V85
86. VDD1_P0V86
87. VDD1_P0V87
88. VDD1_P0V88
89. VDD1_P0V89
90. VDD1_P0V90
91. VDD1_P0V91
92. VDD1_P0V92
93. VDD1_P0V93
94. VDD1_P0V94
95. VDD1_P0V95
96. VDD1_P0V96
97. VDD1_P0V97
98. VDD1_P0V98
99. VDD1_P0V99
100. VDD1_P0V100




Table 12.3 RAMCFG

Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	M	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)

Table 14. N185-G5 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Micron	MT51J256M32HF-80:B	B-die	0x1	8 Gbps	N/A	Full	Production candidate
			Hynix	H5G8H24JR-R2C	A-die	0x2	8 Gbps	N/A	Full	Production candidate
			Samsung	K4G8032FC-HC25	C-die	0x4	8 Gbps	N/A	Full	Production candidate

Notes:
1. For N185-G5, the maximum allowable memory case temperature is 85 °C.

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VGA Power A			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020	Sheet	83	of 106

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>VGA Power B</i>			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 84	of 106

SSID = PWR.Plane.Regulator.1p35v

G5335F for 1D35V





Table 7. Output EDP-Continuous

3V3VDD	GPU FBIO	FB TOTAL ¹	1.0V Totar ¹	1.8V Totar ¹
—	1.35V ²	1.35V ²	1.0V ²	1.8V ²
Product	(A)	(A)	(A)	(A)
1175/G1	30.0	2.0	5.8	8.1
1175/G2	15.4	2.5	5.0	8.1

Table 8. Output EDP-Peak



3V3VDD	GPU FBIO	FB TOTAL ¹	1.0V Totar ¹
—	1.35V ²	1.35V ²	1.0V ²
Product	(A)	(A)	(A)
1175/G1	40.1	3.4	6.9
1175/G2	46.3	2.8	5.8

G2822 for 1V_VGA_S0



<https://vinafix.com>

Main Func = dGPU



5

4

3

2

1

D

D

C

C

B

B

A

A

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RSVD			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020	Sheet	87	of 106

5

4

3

2











1

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title: UNUSED PARTS (RSVD)			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 88	of 106

Main Func = EMC/ RF



<https://vinafix.com>

15 SKUD UMA S16G SIT










緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title: INT IO (RSVD)			
Size: A4	Document Number: A34_TGL		Rev: SIT
Date: Monday, November 16, 2020		Sheet: 90	of: 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <i>INT IO (TPM)</i>			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 91	of 106

Main Func = Finger Printer



15 SKUD UMA S16G SIT

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

INT IO (Finger Printer)

Size: A3
Document Number: **A34_TGL**
Date: Monday, November 16, 2020
Sheet: 92 of 106
Rev: SIT

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: EXT IO (RSVD) (Express Card/PCIE slot)		
Size A4	Document Number A34_TGL	Rev SIT
Date: Monday, November 16, 2020		Sheet 93 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

<https://vinafix.com>

Vinafix.com

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (RSVD)			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 94	of 106

5

4

3

2

1

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title EXT IO (RSVD)			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 95	of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title: Commercial (RSVD)			
Size A3	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020	Sheet 96	of	106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title: Commercial (RSVD)			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 97	of 106

Vinafix.com

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Commercial (RSVD)**

Size
A4

Document Number
A34_TGL

Rev
SIT

Date: Monday, November 16, 2020

Sheet 98 of 106

<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <i>Debug (XDP debug)</i>			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 99	of 106

Table of Content

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
 For the value, it can be read by the number before R. (R means resistor)
 For the tolerance, it can be read from the last letter.
 For the rating, we don't show on the symbol name.
 For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
 Capacitor type + value + rating + size + tolerance + material
 SCD1U10V2MX-1
 SC=> SMT Ceramic, TC=> POS cap or SP cap
 D1U => 0.1uF
 10V => the voltage rating is 10V
 2=> 0402, 3=>0603, 5=>0805
 M=>tolerance M, K, Z
 X=> X7R/X5R, Y=> Y5V
 -1 => symbol version, nonsense to EE characteristic

15 SKUD UMA S16G SIT

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Table of Content**





Size A4	Document Number A34_TGL	Rev SIT
------------	-----------------------------------	-------------------

Date: Monday, November 16, 2020 Sheet 100 of 106



Bandon /NorthBay Power Up Sequence Diagram (Non_Deep Sx Platform)




KBC NPCE385






TGL U




Timing Diagram for G3 to S0/M0 [Non_Deep Sx Platform]




Timing Diagram for S0/M0 to G3 [Non_Deep Sx Platform]







SMBus Block Diagram



I2C Block Diagram




<https://vinafix.com>




15 SKUD UMA S16G SIT

Thermal Block Diagram



Audio Block Diagram



<https://vinafix.com>

15 SKUD UMA S16G SIT

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title CLK Block			
Size A4	Document Number A34_TGL		Rev SIT
Date: Monday, November 16, 2020		Sheet 106	of 106