

PROJECT :ZAVA1/ZAVC1
PCB NO : DA60018A000 LA-B016P-R1.0


Compal Confidential
Schematic Document

Intel Shark Bay ULT
UMA / DIS AMD 25W/S3+DDR3x4


2014-10-20

Rev: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2018/03/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	1.0
				Date: Friday, October 24, 2014	Sheet 1 of 56



Compal Confidential
Project: ZAVA1/ZAVC1
File Name : LA-B016P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2018/03/31	Title	MB & DB Ass'y
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPPA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Friday, October 24, 2014
				Sheet	3 of 56
				Rev	1.0

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	XD	Thermal Sensor	FFS
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9012			V			V	
SMBCLK SMBDATA	ULT				V	V		V
SML0CLK SML0DATA	ULT							
SML1CLK SML1DATA	ULT							

BDW 3D BOARD ID Table

Board ID	UMA	DIS(JET)	DIS(Topaz)
0	Pre-SSI		
1		Pre-SSI	
2			Pre-SSI
3	SSI		
4		SSI	
5			SSI
6	PT		
7		PT	
8			PT
9	ST		
10		ST	
11			ST
12	1.0		
13		1.0	
14			1.0

Link

CLOCK SIGNAL

CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	

Symbol Note:

 : means Digital Ground

 : means Analog Ground

USB3.0

Port1 USB connector 1

Port2 USB connector 2

Port3

Port4

USB2.0

Port0 USB connector 1

Port1 USB connector 2

Port2 USB connector 3 (D/B)

Port3

Port4 MINI Card (WLAN)

Port5 Touch Screen Panel

Port6 Card Reader

Port7 Camera

PCI EXPRESS

Lane 1

Lane 2

Lane 3 10/100 LAN

Lane 4 MINI Card (WLAN)

Lane 5 PEG (AMD JET/TOBAZ)

Lane 6

SATA

SATA0 HDD

SATA1

SATA2


SATA3

ULT

SMBUS Address [0x9a]

BDW

KBC
KB9012A4








UC1 I3R1@
CL8064701552800 QEZ5 D0 1.8G
SA00007MG0L



UC1 I7R1 00

CL8064701477301 QEAF D0 2G BGA



SA00007M70L



CAD Note:
Avoid stub in the PWRGD path
while placing resistors RC115

200 0402 1% 2 1 RC68 SM_RCOMP0
120 0402 1% 2 1 RC69 SM_RCOMP1
100 0402 1% 2 1 RC70 SM_RCOMP2


CAD Note:
 Trace width=12-15 mil, Spcing=20 mils
 Max trace length= 500 mil



PU/PD for JTAG signals


Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Doc#
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE CUSTODIAN DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE CUSTODIAN DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			MCMP (1,2/19) eDP_XDP_MISC (Document Number)	
			LA-B016P (Date)	
			(Sheet 8 of 98)	

Interleaved Memory




confirm by intel request PDG P141


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	MCP(3,4/19) DDR3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	7 of 56





MEM Bus : DDR/XDP/WLAN/TP










SML1 Bus : EC/Sensors




For GCLK







Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit CAN be NC ,if not support Deep Sx







PCH_BATLOW# Need pull high to VCCDSW3_3 (If no deep Sx, connect to VCCSUS3_3)




























DSWODVREN - On-Die DSW VR Enable
* H : Enable(DEFAULT)
L : Disable



DSWODVREN - ON DIE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED



Confidential for K&S




Confidential for K




Define EC OD pin, need double confirm.


SVID ALERT




SVID DATA



RF
















VDDQ DECOUPLING





+1.35V : 470UF/2V/7343 *2 (PWR)
10UF/6.3V/0603 * 6
2.2UF/6.3V/0402 * 4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	MCP(12/19) Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	13 of 56



ESD solution



ESD solution




ESD solution





Reserve for inrush current issue

Confidential for Internal Use

Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	MCP(13/19) Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date: Monday, October 20, 2014				Sheet 14 of 56





Display Port Presence Strap	
CFG4	<p>1: Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0: Enabled; An external Display Port device is connected to the Embedded Display Port</p>


Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

<7> DDR_A_DQS#0[0..7]
<7> DDR_A_D[0..63]
<7> DDR_A_DQS#0[0..7]
<7> DDR_A_MA[0..15]



All VREF traces should have 10 mil trace width

Layout Note:
Place near JDIMM1

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket




Layout Note:
Place near JDIMM1.203,204




H=4mm


2-3A to 1 DIMMs/channel




CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



DDR3L SODIMM ODT GENERATION





Populate RD4, De-Populate RD8 for Intel DDR3
VREFDQ multiple methods M1
Populate RD8, De-Populate RD4 for Intel DDR3
VREFDQ multiple methods M3

<7> DDR_B_DQS#0..7
<7> DDR_B_D0..63
<7> DDR_B_DQS#0..7
<7> DDR_B_MA0..15

All VREF traces should
have 10 mil trace width






Layout Note:
Place near JDIMM2

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

Layout Note:
Place near JDIMM2.203,204

H=4mm
2-3A to 1 DIMMs/channel

CAD NOTE
PLACE THE CAP NEAR TO
DIMM RESET PIN



Confidential for K&D

CA71, CA51 place close to Pin 26

CA53, CA55 change Value from 100U_0603_6.3V6M to 4.7U_0603_6.3V6K

CA57, CA58 close to UA1 pin1

CA59 CA60 close to UA1 pin9

JACK_PLUG Delay circuitis

Reserve for cancel Delay circuitis

Place on the moat between GND & GNDA.

Close to UA1 Pin11,13,14,16

close to Codec


Trace width for SPK-L+ / SPK-L- / SPK-R+ / SPK-R-
Speaker 4 ohm : 40mil
Speaker 8 ohm : 20mil

iPhone and Nokia type Combo Jack




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Audio Codec ALC3234
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLET DIVISION OF 8889 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Monday, October 20, 2014					Sheet 22 of 56

Confidential for KS_DFB @ 1024


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Reserved Page	
				Document Number	
				LA-B016P	
Date: Monday, October 20, 2014				Sheet 23 of 56	Rev 0.1



IO to MB CONN
Substitute:SP01001FS00




LED/B TO M/B
SP01001A900





Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	IO/B, LED/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	25 of 56

NGFF WL Con (E Key)



@1024

+3VALW TO +3VS_WLAN_NGFF






Confidential for KXS_DEB


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2014/03/26		2015/03/31		NGFF WLAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF H&T DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Rev	
Monday, October 20, 2014		Sheet		0.1	
25		26		56	

Power ON Circuit


ON/OFF switch




Touch pad



PTP




FAN Control circuit




HE1 place around FAN area.

INT_KBD Connector




* Key Board Back Light




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	FAN / TP / PWR SW / KBBL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
				Date	Sheet
				Friday, October 24, 2014	27 of 56

+5VS and +3VS switch





+3VALW TO +3V_DSW





+3V_DSW have soft start sequence: +3V_DSW stable > +3VALW_PCH > 0ms

+3VALW_PCH switch




For Intel S3 Power Reduction




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF H&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	28 of 56


Screw Hole




ZZZ
PCB 13P LA-B011P REV0 M/B
DA60013U000



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPPA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	29 of 56
				Rev	0.1




LCD PWR CTRL




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS

SS table




Webcam PWR CTRL




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS


SS table





eDP Connector



Place close to JEDP






	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS25
TI	SA000032X00	4.7K	4.7K	NC	NC	NC	2K	V
PARADE	SA000071U00	7.5K	NC	V	V	V	NC	NC






+5V_HDD Source

SHORT DEFAULT







**Fintek thermal sensor
placed near TOP DDR3**





REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	33 of 56
				Rev	0.1







EN pin don't floating
If have pull down resistor at HW side, pls delete PR301



The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high


Pin 7 BYP is for CS. Common NB can delete +3VALW and PC313

VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=1.05V

+1.05VSP
TDC 5A
Peak Current 6.6A
OCP current 8A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B012P
				Rev 0.1
				Date: Monday, October 20, 2014
				Sheet 38 of 56

TDC=9A
Peak Current=13A
OCP=16A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	PWR +1.35VGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	41 of 56

PH1002 near GPU_CORE H/S mos

PH1003 near GPU_CORE choke



VGA_CORE
TDC 27A
Peak Current 38A
OCP current 45A
Load line X mV/A(not support)
FSW=300kHz

SH00000NX00 (DCR:1.4±5%)
VGA@ PR1002
.36UH 20% POME064T-R36MS1R405 24A

+VGA_PCIE
TDC 3A
Peak Current 4.2A
OCP current 6A


Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	PWR_VGA_CORE/PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P	Rev 0.1
				Date	Monday, October 20, 2014	Sheet 42 of 56

Confidential for KS-DE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/03/26	Deciphered Date	2015/03/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HKS&T DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR PROCESSOR DECOUPLING	
				Document Number	
				Rev	
				LA-B016P	
				Date: Monday, October 20, 2014	
				Sheet 43 of 56	

Power block






Version Change List (P. I. R. List)








Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	44	DCIN/BATT CONN/OTP	13/10/24	Morris	design change	change PR16 from 100K to 10K add PR37 10K	0.2
2	45	CHARGER	13/10/24	Morris	design change	change PC711 from 1000pF to 0.01uF change PR711 from 49.9K to 51.1K change PR713 from 10K to 499K change PR724 from 100K to 499K change PC721 from 0.047u to 0.22u change PC722 from 0.1u to 1u add PC732 100u	0.2
3	46	3.3VALWP/5VALWP	13/10/24	Morris	design change for solve can't root issue	change PC104 from 0.1u to 0.22u change PC110 from 0.4u to 0.22u change PR102 from 2.2K to 10K add PR110 20K	0.2
4	50	VCORE	13/10/24	Morris	adjust CPU parameter	change PR507(15W@) from 90.9K to 169K change PR519 from 1.91K to 10K change PR521 from 95.3K to 97.6K change PR539 from 8.06K to 909 change PC515,PC516 from SF0000005100 to SF0000004M00 change PR502 from SH000000NM00 to SH000000PQ00 change PR535(15W@) from 340 to 210 change PR537 from 1.27K to 1.37K change PR535(28W@) from 432 to 261 change PR507(28W@) from 113K to 205K change PR551 from 2.61K to 5.23K add PC522 82pF add PR533 0-ohm	0.2
6	52	VGA_CORE/PCIE	13/10/24	Morris	design change from vendor change L1	change PR1040 from 1.24K to 825	0.2
7	53	PROCESSOR DECOUPLING	13/10/24	Morris	adjust CPU parameter	change PC924 from SGA20331E10 to SGA00009800 remove PC901,PC903,PC904,PC906,PC908,PC909,PC910,PC911,PC912,PC913,PC914,PC915,PC917,PC919,PC921	0.2
8	45	CHARGER	13/10/28	Morris	design change for plug out battery shut down issue	change PC723 from 0.01uF to 0.47uF change PR728 from 0 to 9.09K change PC728 from 4700pF to 2200pF change PC701 from 220pF to 1000pF	0.2
9	46	3.3VALWP/5VALWP	13/12/12	Morris	design change from EE request	add PR115 10K-ohm	0.3
10	50	VCORE	13/12/12	Morris	design change from Intel recommend	change PR519 from 10K to 1.5K	0.3
11	48	+VCCIO	13/12/13	Morris	design change from EE request	delete PR310 and add PR300 0-ohm	0.3
12	50	VCORE	14/01/28	Morris	adjust CPU parameter	change PR507(15W@) from 169K to 90.9K change PR507(28W@) from 205K to 113K	1.0
13	53	PROCESSOR DECOUPLING	14/02/17	Morris	design change from thermal request	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0
14	50	VCORE	14/03/03	Morris	design change for VGA thermal issue	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0


Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	45 of 56





Vendor	PS8713B	TI	Spec	schematic netname	3Vs	GND
1	VDD	VCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_EQ1_P0	RI23	@ RI32
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE1_P0	RI26	@ RI35
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_OS1_P0	RI22	@ RI40
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	@ RI48
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN6	RI53	@ RI49
7	REXT	NC	4.99K			RI56 4.99K
8	B_Ina	RX1-	Same			
9	B_Inp	RX1+	Same			
10	GND	GND	Same			
11	A_OUTa	TX2-	Same			
12	A_OUTp	TX2+	Same			
13	VDD	VCC	Same			
14	TS1/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	@ RI40
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB	USB3_OS2_P0	RI19	@ RI87
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE2_P0	RI20	@ RI31
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB	USB3_EQ2_P0	RI21	@ RI36
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN18	RI52	@ RI50
19	A_Inp	RX2-	Same			
20	A_Ina	RX2+	Same			
21	GND	GND	Same			
22	B_OUTp	TX1+	Same			
23	B_OUTa	TX1-	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND	NC		RI57 @



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B016P
				Rev
				0.1
				Sheet
				46 of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	TOPAZ_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Monday, October 20, 2014				Rev	0.1




Memory ID	P/N	Vendor	Configuration	Size
(default) 000	SA000068U0L	SAMSUNG	K4W2G1646Q-BC1A	1GB
001	SA00006H40L	HYNIX	H5TC2G63FFR-11C	1GB
010	SA00006750L	Micron	MT41J128M16JT-093G	1GB
011	SA000076P0L	SAMSUNG	K4W4G1646B-HC11	2GB
(default) 100	SA00006E80L	HYNIX	H5TC4G63AFR-11C	2GB
101	SA000077K0L	Micron	MT41J256M16HA-093G	2GB




+3VS TO +3VGS




+1.35VS_VGA TO +1.35V_MEM_GFX



+1.8VS TO +1.8VGS





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	TOPAZ_Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Document Number	LA-B016P
Date: Monday, October 20, 2014				Sheet	49 of 56




Memory Partition A - Lower 32 bits

- <51,53> M_DA[63..0] M_DA[63..0]
- <51,53> M_MA[15..0] M_MA[15..0]
- <51,53> M_DQM[7..0] M_DQM[7..0]
- <51,53> M_DQS[7..0] M_DQS[7..0]
- <51,53> M_DQS[7..0] M_DQS[7..0]




Memory Partition A - Upper 32 bits



1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.

- VDDR3(3.3VGS)
PCIE_VDDC(0.95V)
VDDR1(1.5VGS)
VDDC/VDDCI(1.12V)
VDD_CT(1.8V)
PERSTb
REFCLK
Straps Reset
Straps Valid
Global ASIC Reset



~~CPU part~~

Confidential for KS_DFB @ 1024

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Reserved Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date:	Monday, October 20, 2014			Sheet	55 of 56

Confidential for KS_DFB @ 1024

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Reserved Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date:	Monday, October 20, 2014			Sheet	56 of 56