Schematic Block Diagram



lenovo联想 LENOVO.CRDN

Title: Block Diagram

Size: Custom | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 1 of 99



lenovo联想	LENOVO.CRDN	
Title	PROCESSOR-PEG/DMI	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 2 of 99	

DDI B TO DP PORT, FOR DEBUG



lenovo联想	LENOVO.CRDN	
Title: Processor--eDP/TBT/DP		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 3 of 99	



lenovo 联想	LENOVO.CRDN
Title	PROCESSOR-MEM_CH A
Size: C	Document Number: Skylake-H
Rev: V0.3	
Date: Thursday, May 26, 2016	Sheet 4 of 99



LENOVO.CRDN	
Title	PROCESSOR-MEM_CH B
Size	C
Document Number	Skylake-H
Rev	V0.3
Date:	Thursday, May 26, 2016
Sheet	5 of 99







BRD Note:
Placed near CPU within 1.1 inch

BRD Note:
Placed within 1.1 inch of CPU pins



CAD Note:
CRB use 30R;DG use 0R



PROCESSOR CFG STRAPS

Stall reset sequence after PCU PLL lock until de-asserted

CFG0	1:Normal(Default) *
	0:Stall



PEG16x Static Lane Reversal Strap

CFG2	1:Normal
	0:Reversed(Default) *



Embedded Display Port Presence Strap

CFG4	1:Disable
	0:Enable(Default) *

PEG CONFIG Straps

CFG[6:5]	11: x16 (Default)) *
	10: x8, x8
	01: Reserved
	00: x8,x4,x4

PEG TRAINNING

CFG7	1: follow RESET# deassertion *
	0: Wait for BIOS for training

lenovo联想 LENOVO.CRDN

Title: PROCESSOR-CLK/PM/STRAP/TP

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 6 of 99

FOR H4+4e







lenovo联想 LENOVO.CRDN

Title: PROCESSOR-POWER

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 7 of 99

FOR H4+4e









lenovo联想	LENOVO.CRDN	
Title: PROCESSOR-POWER		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 8 of 99	



lenovo联想	LENOVO.CRDN
Title	PROCESSOR-VSS
Size C	Document Number Skylake-H
Rev	V0.3
Date:	Thursday, May 26, 2016 Sheet 9 of 99

+1.2V_CPU_VDDQ 4X0603(22UF) 10X0402(10UF)

BRD Note:
Placed backside



+VCCSA
BOTTOM:1X0805(47UF), 8X0402(10UF), 3X0201(1UF);
TOP:2XBULK(220UF),1X0805(22UF)

BRD Note:
Placed backside



BRD Note:
Placed TOP BGA EDGE



BRD Note:
Placed backside



+VCCIO 2x0805(47UF) 3X0402(10UF)

BRD Note:
Placed TOP BGA EDGE



BRD Note:
Placed backside



lenovo联想 LENOVO.CRDN

Title
PROCESSOR Decoupling 1/2

Size C | Document Number Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 Sheet 10 of 99

CPU_CORE
BOTTOM:3XBULK(220UF),8x0603(22U),30X0402(10UF), 69X0201(1UF);
TOP:3XBULK(220UF),4X0805(47UF)





+VCCGT
BOTTOM:4XBULK(220UF),8X0603(22U),36X0402(10UF), 69X0201(1UF);
TOP:4XBULK(220UF),6X0805(47UF)





lenovo联想 LENOVO.CRDN

Title
PROCESSOR Decoupling 2/2

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 11 of 99

DDR4 SODIMM CHANNEL - A BOTTOM REV DIMM0 (5.2 MM HEIGHT CONNECTOR)



SPD ADDRESS:0xA0



Decoupling Caps

BRD Note:
placed close to CHA DIMM0



lenovo联想	LENOVO.CRDN
Title	DDR4 CHA DIMM0
Size C	Document Number Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 12 of 99

DDR4 SODIMM CHANNEL - A TOP STD DIMM1 (4 MM HEIGHT CONNECTOR)



SPD ADDRESS:0xA2



Decoupling Caps

BRD Note:
placed close to CHA DIMM0



lenovo联想	LENOVO.CRDN
Title	DDR4 CHA DIMM1
Size C	Document Number Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 13 of 99

DDR4 SODIMM CHANNEL - B BOTTOM STD DIMM0 (5.2 MM HEIGHT CONNECTOR)



SPD ADDRESS:0xA4



Decoupling Caps

BRD Note:
placed close to CHA DIMM0



lenovo联想	LENOVO.CRDN
Title	DDR4 CHB DIMM0
Size C	Document Number Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 14 of 99

DDR4 SODIMM CHANNEL - B TOP REV DIMM1 (4.0 MM HEIGHT CONNECTOR)



SPD ADDRESS:0xA6

BYTE 0

BYTE 1

BYTE 2

BYTE 3

BYTE 4

BYTE 5

BYTE 6

BYTE 7



Decoupling Caps

BRD Note:
placed close to CHA DIMM0



lenovo联想 LENOVO.CRDN

Title: DDR4 CHB DIMM1

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 15 of 99

DDR VREF

BRD Note:
VREF trace width 20mils;spacing 20 mils to other signal/planes









lenovo联想	LENOVO.CRDN	
Title: DDR4-VREF		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 16 of 99	



SPI ROM



PLT_RST_N Buffer



DISPLAY_MUX_SW Buffer

CAD Note: DISPLAY_MUX_SW
L=CPU output selected
H=dGPU output selected(default)

lenovo联想	LENOVO.CRDN	
Title: PCH-SPI/I2C/GPIO		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 17 of 99	

Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	GEN
Port 7	USB3_7 / PCIE 1	AR (L0)	U2005 (Intel AR DP)	
Port 8	USB3_8 / PCIE 2	AR (L1)		
Port 9	USB3_9 / PCIE 3	AR (L2)		
Port 10	USB3_10 / PCIE 4	AR (L3)		
Port 11	PCIE 5	NC		
Port 12	PCIE 6	Card Reader	U3001	PCIE 1x Gen2
Port 13	PCIE 7	WLAN	JWLAN1	PCIE 1x Gen2
Port 14	PCIE 8	LAN	U6	PCIE1x Gen1

USB2.0 Configuration		
USB2 #	Assignment	OCx #
USB2 1	JUSB3(IO DB)	USB_OC0_N
USB2 2	JUSB2	USB_OC1_N
USB2 3	HD camera	
USB2 4	KB	
USB2 5	BT	
USB2 6	JUSB4(IO DB)	USB_OC3_N
USB2 7	NC	
USB2 8	NC	
USB2 9	NC	
USB2 10	NC	
USB2 11	NC	
USB2 12	NC	
USB2 13	NC	
USB2 14	NC	



lenovo联想 LENOVO.CRDN

Title: PCH-DMI/PCIE/USB2.0

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 18 of 99



PCH Straps



ME RESET

SRTCRST_N	1:SAVE ME (Default) *
	0:CLEAR ME

CMOS RESET

RTCRST_N	1:SAVE CMOS (Default) *
	0:CLEAR CMOS

Top Swap MODE

HDA_SPKR	1:Enabled
	0:Disabled(Default),Internal PD *

Flash Descriptor Security Override

HDA_SDOUT	1:Disabled
	0:Enabled(Default),Internal PD *

TCO Timer System No Reboot mode

GSPI0_MOSI	1:Enable "No reboot" mode
	0:Disable (Default),Internal PD *

Intel ME TLS cipher suite

SMBALERT_N	1:Enabled
	0:Disabled(Default),Internal PD *

eSPI or LPC bus for EC

SML0ALERT_N	1:eSPI
	0:LPC(Default),Internal PD *

Boot BIOS Destination Bit 10

GSPI1_MOSI	1:LPC
	0:SPI(Default),Internal PD *

SMBus Isolation



EC Clear CMOS



lenovo联想 LENOVO.CRDN

Title: PCH-HDA/PM/SMBUS/STRAP

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 19 of 99

Flexible I/O Configuration

I / O	High Speed Signals	Configuration	DEVICE	GEN
Port 15	SATA 0A / PCIE 9	M.2 SSD2 (L0) / SATA0	JSSD2	PCIE 4x Gen 3 /SATA Gen 3
Port 16	SATA 1A / PCIE 10	M.2 SSD2 (L1)		
Port 17	/ PCIE 11	M.2 SSD2 (L2)		
Port 18	/ PCIE 12	M.2 SSD2 (L3)		
Port 19	SATA 0B / PCIE 13	M.2 SSD12(L0)	JSSD1	PCIE 4 x Gen 3
Port 20	SATA 1B / PCIE 14	M.2 SSD1 (L1)		
Port 21	SATA 2 / PCIE 15	M.2 SSD1 (L2)		
Port 22	SATA 3 / PCIE 16	M.2 SSD1 (L3)		
Port 23	SATA 4 / PCIE 17	SATA HDD	U14	SATA Gen 3
Port 24	SATA 5 / PCIE 18	NC		
Port 25	SATA6 / PCIE 19	NC		
Port 26	SATA7 / PCIE 20	NC		



BRD Note: PCIE BUS
All the AC-coupling caps placed close to connector side;
Non-interleaved breakout is required

lenovo联想 LENOVO.CRDN

Title: PCH-PCIE/SATA/HOST

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 20 of 99

Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	OCx #
Port 1	USB3 1 Capable of OTG	USB3.0	JUSB3(IO DB)	USB_OC0_N
Port 2	USB2 3 / SSIC 1	NC		
Port 3	USB3 3 / SSIC 2	USB3.0	JUSB2	USB_OC1_N
Port 4	USB3 4	NC		
Port 5	USB3 5	NC		
Port 6	USB3 6	USB3.0	JUSB4(IO DB)	USB_OC3_N



CAD Note:
LPC:24M Hz
eSPI:20/30/60M Hz





BOARD_ID2	BOARD_ID1	BOARD_ID0	Description
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

lenovo联想 LENOVO.CRDN

Title: PCH-USB3.0/LPC

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 21 of 99





BRD Note: XCLK_BIASREF
Ground reference;Max via:2
Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils
VSS shield recommened;S:W:S=6:4:6

dGPU
WLAN
Card Reader
PCIE SSD2
LAN
TBT
PCIE SSD1

CAD Note:
Max crystal ESR 50K ohm



BRD Note:
Z0=50 ohm +-15%;Ground reference;Max via:2
Group spacing:15mils;Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils;Length match:100mils
VSS shield recommened;S:W:S=6:4:6



lenovo联想	LENOVO.CRDN
Title	PCH-CLOCK
Size C	Document Number Skylake-H
	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 22 of 99





CAD Note:
CRB use 30R;DG use 0R

lenovo联想	LENOVO.CRDN	
Title: PCH-DISPLAY/RSVD		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 23 of 99	



PCH POWER RAIL TABLE

POWER RAIL	LEVEL (v)	IccMAX current (A) EDS
+VCCPRIM_1P0	1.0	2.899
+VCC19P2_1P0	1.0	0.021
+VCCF100_1P0	1.0	0.138
+VCCF135_1P0	1.0	0.051
+VCCF100OC_1P0	1.0	0.024
+VCCMPHY_1P0	1.0	3.53
+VCCAAZPLL_1P0_L	1.0	0.008
+VCCAMPHYPLL_1P0	1.0	0.08
+VCCAUSB_1P0_L	1.0	0.013
+V3.3A_VCCPGPPA	3.3	0.084
+V3.3A_VCCPGPPBCH	3.3	0.259
+V3.3A_VCCPGPPD	3.3	0.101
+V3.3A_VCCPGPPEF	3.3	0.134
+V3.3A_VCCPGPPG	3.3	0.125
+V3.3A_VCCPSPI	3.3	0.012
+V3.3S_VCCATS	3.3	0.007
+V3.3A_V1.8A_VCCPAZ303	3.3	0.06
+VCCPFUSE_3P3	3.3	0.3
+VCCPUSBDSW_3P3	3.3	0.233
+VCCPRTCPRIM_3P3	3.3	0.001
+VCCPRTC_3P3	3.3	0.001

lenovo联想 LENOVO.CRDN

Title: PCH-POWER

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 24 of 99





lenovo联想 LENOVO.CRDN

Title: PCH-VSS

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 25 of 99



Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

Note 2 :
(1) Each input pin should be driven or pulled.
(2) Each output-drain output pin should be pulled.


0.152A
+3VALW
R271 0_0603_5%
+VDD33_LAN
C250 10U_0603_10V
C251 10U_0603_10V
C252 1U_0402_10V6K
C253 0.1U_0402_25V6
C254 1000P_0402_50V7K
R273 0_0603_5%
+AVDD33_LAN
C268 1U_0402_10V6K
C269 0.1U_0402_25V6
C270 1000P_0402_50V7K
+VDD33_LAN
R275 10K_0402_5%
LAN_WAKE_N_R
CAD Note: LX_LAN
SWR MODE DEFAULT
BRD Note:
Placed close
to L2
1.1V
LAN_LX
L4
4.7uH NRS4012T4R7MDGJ 1.5A
+DVDDL_LAN
C255 10U_0603_10V
C256 0.1U_0402_25V6
C257 1000P_0402_50V7K
BRD Note:
Placed close
to Pin37
L5
BLM18KG601SN1_600 ohm 1.3A
C258 1U_0402_10V6K
C259 0.1U_0402_25V6
BRD Note:
Placed close
to Pin6
+AVDDL_LAN
C260 1U_0402_10V6K
C261 0.1U_0402_25V6
BRD Note:
Placed close
to Pin13,19,31
C262 0.1U_0402_25V6
C263 0.1U_0402_25V6
C264 0.1U_0402_25V6
+AVDDL_LAN
L6
BLM18KG601SN1_600 ohm 1.3A
BRD Note:
Placed close
to Pin34
+AVDDVCO_LAN
C265 4.7U_0402_6.3V6M
C266 1U_0402_10V6K
C267 0.1U_0402_25V6
BRD Note:
W=40mils;S=40mils;
Keep L2 within200mils;
Keep LAN_LX on internal layer of PCB
and GND coverd
BRD Note:
Placed close
to Pin9
BRD Note:
Placed close
to Pin22
2.7V
+AVDDHREG_LAN
R272 0_0402_5%
+AVDDH_LAN
C271 1U_0402_10V6K
C272 0.1U_0402_25V6
C273 0.1U_0402_25V6
Q35A AO5804EL_SC89-6
22,27 CK_REQ_LAN_N
LAN_CK_REQ_N
+VDD33_LAN
Q35B
R477 100K_0402_5%
AO5804EL_SC89-6
CAD Note: PERSTn
Keep low 100ms after the VDD33 valid
U6
+VDD33_LAN
+AVDD33_LAN
+DVDDL_LAN
+AVDDL_LAN
+AVDDVCO_LAN
+AVDDHREG_LAN
+AVDDH_LAN
VDD33
AVDD33
DVDDL_3E_G
DVDDL_REG
AVDDL
AVDDL
AVDDL
AVDDVCO
AVDDH_3E_G
AVDDH
17,26,38,40,42,43,49,50,63 PLT_RST_N
26 LAN_WAKE_N
22,27 CK_REQ_LAN_N
R274 0_0402_5%
R276 0_0402_5%
R277 0_0402_5%
LAN_RST_N
LAN_WAKE_N_R
LAN_CK_REQ_N
PERSTn
WAKEn
CLKREQn
18 PCIE_LAN_TX_C_DN
18 PCIE_LAN_TX_C_DP
RX_N
RX_P
18 PCIE_LAN_RX_DN
18 PCIE_LAN_RX_DP
C274 0.1U_0402_16V7K
C275 0.1U_0402_16V7K
PCIE_LAN_RX_C_DN
PCIE_LAN_RX_C_DP
TX_N
TX_P
22 CK_LAN_N
22 CK_LAN_P
R278 0_0402_5%
R279 0_0402_5%
REFCLK_N
REFCLK_P
XTAL_LAN_IN
XTAL_LAN_OUT
XTLI
XTLO
LED[0]
LED[1]
LED[2]
GND
LX
LAN_LX
TRXP0
TRXN0
MDI_P0
MDI_N0
TRXP1
TRXN1
MDI_P1
MDI_N1
TRXP2
TRXN2
MDI_P2
MDI_N2
TRXP3
TRXN3
MDI_P3
MDI_N3
RBIAS
LAN_RBIAS
R280 2.37K_0402_1%
PPS
LAN_PPS
TP90
DEBUGMODE[0]
TESTMODE[0]
TESTMODE[1]
TESTMODE[2]
NC
R282 30K_0402_1%
+VDD33_LAN
E2400-RIVL-RL_QFN40
BRD Note: MDI*
Trace lengh between E-2011B and Transformer
be 1.5~10inch
BRD Note: LAN_RBIAS
Keep away from other signals 25mils;
placed on the other side is possible
CAD Note: PPS
1 Hz clock output for IEEE1588 timing sync
CAD Note: PECLK
Clock must be valid within 3ms
after the VDD33 reach 2.0V level
R281 1M_0402_5%
XTAL_LAN_IN
XTAL_LAN_OUT
Y4
25MHZ_8PF_EXS00A-CS07258
C276 10P_0402_50V8J
C277 10P_0402_50V8J
JRJ1
MDO_P0
MDO_N0
MDO_P1
MDO_N2
MDO_N1
MDO_P3
MDO_N3
PR1+
PR1-
PR2+
PR3+
PR3-
PR2-
PR4+
PR4-
GND
CHASSIS1_GND
Foxconn_JM3611-RS800003-7H
D6
MDI_P2
MDI_N3
MDI_P3
MDI_N2
I/O1
I/O2
I/O3
I/O4
GND
VDD
AZC099-04S.R7G
D7
MDI_P0
MDI_N1
MDI_P1
MDI_N0
TL1
MCT1_TL
MDO_P0
MDO_N0
MDO_P1
MDO_N1
MDO_P2
MDO_N2
MDO_P3
MDO_N3
TCT1
TD1+
TD1-
TCT2
TD2+
TD2-
TCT3
TD3+
TD3-
TCT4
TD4+
TD4-
MCT1
MX1+
MX1-
MCT2
MX2+
MX2-
MCT3
MX3+
MX3-
MCT4
MX4+
MX4-
GST5009-E LF
2nd:MHPC NS892407(SP05000680J)
C282 1U_0402_10V6K
C283 1000P_0402_50V7K
C284 0.1U_0402_25V6
C285 1000P_0402_50V7K
C286 0.1U_0402_25V6
C287 1000P_0402_50V7K
C288 0.1U_0402_25V6
C289 1000P_0402_50V7K
C290 0.1U_0402_25V6
R283 75_0805_5%
DL1
PDT5061
C291 1000P_1206_2KV7-K
CHASSIS1_GND
C278 0.1U_0402_25V6
C279 0.1U_0402_25V6
C280 0.1U_0402_25V6
C281 0.1U_0402_25V6
CHASSIS1_GND
lenovo联想
LENOVO.CRDN
Title
LAN-E-E2400-RIVL
Size C
Document Number
Skylake-H
Rev V0.3
Date: Thursday, May 26, 2016
Sheet 27 of 99
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."



lenovo联想	LENOVO.CRDN
Title	CODEC-ALC3268
Size C	Document Number Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 28 of 99

CAD Note: POST_I2C*
connect to PCH default and reserve to EC
PU at PCH or EC side

BRD Note:
placed near to Pin6&7
and Pin41&42&43 seperately

BRD Note:
Route 40 mils width and As short as possible

Internal Speaker

CAD Note: POST_I2S_MCLK
Use TAS5766M internal MCLK default

CAD Note: AMP_PD_R_N
Low active to mute,
Tr/Tf less than 20ns

I2C ADDRESS:0x 1001_100x

TAS5766M

TPA3113D2PWPR

BRD Note:
Route 40 mils width

Sub Woofer

CAD Note: SWF_GAIN[1::0]
00:Gain=20dB,RI=60k ohm(Default)
01:Gain=26dB,RI=30k ohm
00:Gain=32dB,RI=15k ohm
00:Gain=38dB,RI=9k ohm

Title	AMP
Size	C
Document Number	Skylake-H
Rev	V0.3
Date:	Thursday, May 26, 2016
Sheet	29 of 99

LENOVO.CRDN





CAD Note: HDMI_DONGLE_DETECT
LOW:DP PORT ENABLED(Default)*
Hi:HDMI ENABLED







lenovo联想 LENOVO.CRDN

Title: UMA DP PORT

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 30 of 99

Panel Backlight Control



PANLE Contrl Signals

I2C Repeater

eDP/RGB sensor

eDP panel





Camera/DMIC

HD camera

DMIC





lenovo联想 LENOVO.CRDN

Title: eDP/RGB/CAMERA/DMIC

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 31 of 99



CAD Note:
Internal pull up at ~100kΩ, 3.3V I/O.

DPC_SW[1:0]=11, output swing=1000mv
Inputs with internal 100 kΩ pull-up.
This pin sets the output Voltage Level in all channel when ENI2C is LOW.

DPC_FG[1:0]=10, gain=0.5db
Inputs with internal 100 kΩ pull up resistor.
Sets the output flat gain level on all channels when ENI2C is low.

DPC_EQ[3:0]=0010, about 10inch,
Inputs with internal 100 kΩ pull-up.
This pins set the amount of Equalizer Boost in all channel when ENI2C is LOW.
I2C Address=0xF2

DPC_I2C_RESET#:
Inputs with internal 100 kΩ pull up resistor.
Reset pin for I2C. When set low with reset the registers to default state.

DPC_I2C_DONE:
Valid register load status output, use for daisy chain master
Low = External EEPROM load failed
HIGH = External EEPROM load passed

DPC_PRSNT#:
This pin is active in both PIN mode(ENI2C=LOW) and I2C mode (ENI2C=HIGH).
Cable present detect input. This pin has internal 100 kΩ pull-up.
When High, a cable is not present, and the device is put in lower power mode.
When LOW, the device is enabled and in normal operation

Place BOT side.

Place BOT side.

DPC_ENI2C:
Input with internal 100 kΩ pull-up.
When LOW, each channel is programmed by the external pin voltage.
When HIGH, each channel is programmed by the data stored in the I2C bus.
When floating, master mode (Read External EEPROM)

Place BOT side.

CAD Note: HDMI_DONGLE_DETECT
LOW:DP PORT ENABLED(Default)*
Hi:HDMI ENABLED

True Table for PI3USB102G

SEL	OE#	Y+	Y-
X	H	Hi-Z	Hi-Z
L	L	M+	M-
H	L	D+	D-

lenovo联想 LENOVO.CRDN

Title: DP1.3 REPEATER

Size: C | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 32 of 99



CAD Note: HDMI_DONGLE_DETECT
LOW:DP PORT ENABLED(Default)*
Hi:HDMI ENABLED



CAD Note: Reserve for ESD



CAD Note: Reserve for ESD



lenovo联想	LENOVO.CRDN	
Title: DISPLAY PORT		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 33 of 99	

290mA

+3V

+3V_HDMI_REP

R2137 2 — 1 0_0603_5%

C2172 10U_0603_10V
C2169 1U_0402_10V6K
C2171 0.1U_0402_25V6
C2170 0.1U_0402_25V6
C2167 0.1U_0402_25V6
C2166 0.1U_0402_25V6
C2168 0.1U_0402_25V6

CAD Note:
Internal pull up at ~100kΩ, 3.3V I/O.

DE[1:0]=01, De-emphasis=3.5db
Inputs with internal 100k-Ohm Pull-Up.
This pins set the output De-Emphasis Level in all channel when Pin_Mode is HIGH.

PS[1:0]=10, Pre-shoot=3.5db
Inputs with internal 100k-Ohm Pull-Up.
This pins set the output Pre-Shoot Level in all channel when Pin_Mode is HIGH.

BST[3:0]:
Inputs with internal 100k-Ohm Pull-Up.
This pins set the amount of Equalizer Boost in all channel when Pin mode is HIGH.

PEN:(PI3HDX1204B)
Power Enable with internal 100K-Ohm Pull-Up device is enabled and in normal operation.
Reserve 4.7K PD for PI3HDX1204D.

HDMI_REP_VOD1:
Inputs with internal 100k-Ohm Pull-Up.
This pin sets the output Voltage Level in all channel when Pin mode is HIGH.

A4/A1/A0:
I2C programmable address bits, with internal 100k-Ohm Pull-Up.
I2C Address=0xC2

HDMI_REP_SW0 — R2123 2 — @ — 1 4.7K_0402_5%
HDMI_REP_SW1 — R2138 2 — 1 4.7K_0402_5%
HDMI_REP_FG0 — R2140 2 — 1 4.7K_0402_5%
HDMI_REP_FG1 — R2139 2 — @ — 1 4.7K_0402_5%
HDMI_REP_EQ0 — R2141 2 — 1 4.7K_0402_5%
HDMI_REP_EQ1 — R2142 2 — @ — 1 4.7K_0402_5%
HDMI_REP_EQ2 — R2125 2 — 1 4.7K_0402_5%
HDMI_REP_EQ3 — R2126 2 — 1 4.7K_0402_5%
HDMI_REP_VOD1 — R2238 2 — 1 4.7K_0402_5%
HDMI_REP_I2C_DONE_A0 — R2239 2 — @ — 1 4.7K_0402_5%
HDMI_REP_A1_VTH1 — R2236 2 — 1 4.7K_0402_5%
HDMI_REP_A4_VTH0 — R2237 2 — 1 4.7K_0402_5%

Place BOT side.

+3V_HDMI_REP

R2316 2 — @ — 1 4.7K_0402_5%

U2019 PI3HDX1204BZHE-TQFN42P

AC couping cap @ GPU side, and place close to U2019.

59 GPU_HDMI_DATA2_DP	GPU_HDMI_DATA2_DP 4	A0RX+	A0TX+ 35 HDMI_DATA2_DP — HDMI_DATA2_DP 35
59 GPU_HDMI_DATA2_DN	GPU_HDMI_DATA2_DN 5	A0RX-	A0TX- 34 HDMI_DATA2_DN — HDMI_DATA2_DN 35
59 GPU_HDMI_DATA1_DP	GPU_HDMI_DATA1_DP 7	A1RX+	A1TX+ 32 HDMI_DATA1_DP — HDMI_DATA1_DP 35
59 GPU_HDMI_DATA1_DN	GPU_HDMI_DATA1_DN 8	A1RX-	A1TX- 31 HDMI_DATA1_DN — HDMI_DATA1_DN 35
59 GPU_HDMI_DATA0_DP	GPU_HDMI_DATA0_DP 10	A2RX+	A2TX+ 29 HDMI_DATA0_DP — HDMI_DATA0_DP 35
59 GPU_HDMI_DATA0_DN	GPU_HDMI_DATA0_DN 11	A2RX-	A2TX- 28 HDMI_DATA0_DN — HDMI_DATA0_DN 35
59 GPU_HDMI_CLK_DP	GPU_HDMI_CLK_DP 13	A3RX+	A3TX+ 26 HDMI_CLK_DP — HDMI_CLK_DP 35
59 GPU_HDMI_CLK_DN	GPU_HDMI_CLK_DN 14	A3RX-	A3TX- 25 HDMI_CLK_DN — HDMI_CLK_DN 35
	HDMI_REP_A1_VTH1 16	DNC	DNC 23 HDMI_REP_VOD1
	HDMI_REP_A4_VTH0 17	DNC	I2C_DONE 22 HDMI_REP_I2C_DONE_A0

VDD 3, 9, 15, 24, 33, 36 — GND 6, 12, 30, 43 — HGND 20 — PEN

SW1 1 — HDMI_REP_SW1
SW0 2 — HDMI_REP_SW0
FG1 37 — HDMI_REP_FG1
FG0 38 — HDMI_REP_FG0
EQ0/AD0 39 — HDMI_REP_EQ0
EQ1/AD1 40 — HDMI_REP_EQ1
EQ2/AD2 41 — HDMI_REP_EQ2
EQ3/AD3 42 — HDMI_REP_EQ3
RESET# — HDMI_REP_RESET#
SDA 18 — HDMI_REP_SDA
SCL 19 — HDMI_REP_SCL
EN2C 21 — HDMI_REP_EN2C

Pin_Mode:(PI3HDX1204BZHE)
Input with internal 100k-Ohm Pull-Up.
When HIGH, each channel is programmed by the external pin voltage.
When LOW, each channel is programmed by the data stored in the I2C bus.

Place BOT side.

R2122 — @ — 1 4.7K_0402_5%

Tuning by pericom tool

+3V_HDMI_REP

R2130 2 — @ — 1 4.7K_0402_5% — HDMI_REP_SDA
R2131 2 — @ — 1 4.7K_0402_5% — HDMI_REP_SCL
R2143 2 — 1 4.7K_0402_5% — HDMI_REP_EN2C

26,32,47,79,80,87,90 EC_I2C_CLK3 — R2240 1 — 2 0_0402_5% — HDMI_REP_SCL
26,32,47,79,80,87,90 EC_I2C_DATA3 — R2241 1 — 2 0_0402_5% — HDMI_REP_SDA

Tuning by EC

Place BOT side.

lenovo联想 LENOVO.CRDN

Title: HDMI2.0 REPEATER

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 34 of 99



CM

BRD Note: Co-lay with R

CAD Note: Reserve for EMI



LS





Power switch



ESD

CAD Note: Reserve for ESD



lenovo联想	LENOVO.CRDN	
Title: HDMI CONN,		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 35 of 99	



lenovo联想		LENOVO.CRDN	
Title	AR DP REPEATER-1		
Size C	Document Number Skylake-H		Rev V0.3
Date: Thursday, May 26, 2016	Sheet 36 of 99		



Automatic Power Down



Figure 10. Automatic Power Down Timing

Parameter	Test Conditions	Min	Typ	Max	Unit
Switching Timing (Figures 10)					
$t1_{HPD}$ Propagation delay of HPD_SNK assertion at Power Down Mode to HPD_SRC assertion		100		400	ms
$t3_{IRQ}$ HPD pulse duration when treated as an IRQ				2	ms
$t4_{PD}$ Power down delay from HPD_SNK de-assertion to chip power down		400		1600	ms

lenovo联想 LENOVO.CRDN

Title: AR DP MUX-2

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 37 of 99

AR-DP TYPE C +USB 3.1 (3.0)

JTAG



XTAL



GPIO

ROM





IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:

GPIO	TERMINATION	Power Rail
GPIO_0	10K PU	VCC3V3_LC
GPIO_1	10K PU	VCC3V3_LC
GPIO_2	3.3K PU	
GPIO_3	100k PD	
GPIO_4	10K PU	VCC3V3_LC
GPIO_5	10K PU	VCC3V3_LC
GPIO_6	100K PD	SRC NOT USED
GPIO_7	100K PD	SRC NOT USED
GPIO_8	1M PD	SRC NOT USED
POC_GPIO_0	10K PU	VCC3V3_TBT_SX
POC_GPIO_1	10K PU	VCC3V3_TBT_SX
POC_GPIO_2	100K PD	
POC_GPIO_3	10K PD	
POC_GPIO_4	10K PU	VCC3V3_TBT_SX
POC_GPIO_5	10K PU	VCC3V3_TBT_SX
POC_GPIO_6	100K PD	

DEBUG PINs:

PIN	TERMINATION
MONDC_SVR	GND
MONDC_DPSNK_0	GND
MONDC_DPSNK_1	GND
MONDC_DPSRC	GND
MONDC_CIO_0	GND
MONDC_CIO_1	GND
TEST_EDM	GND
FUSE_VQPS_64	GND
FUSE_VQPS_128	GND
ATEST_P/N	FLOATING
USB2_ATEST	FLOATING
PCIE_ATEST	FLOATING

lenovo联想 LENOVO.CRDN

Title: DDI redriver PS8330

Size: C | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 38 of 99




VCC20V0_SYS
20V 3A
C2119
4.7U_0603_25V6M
VCC5V0_SYS
3.3A
C2113 10U_0603_10V
C2114 10U_0603_10V
C2115 10U_0603_10V
C2116 10U_0603_10V
C2120 150U_2.5V_6.3V_M5H
C2136 4.7U_0603_25V6M
D2004 AZ4024-01F_0402
3A
TBTA_VBUS
P/N SWAP
P/N SWAP
JTYPC1
Foxconn_UT11111-13401-7H
VCC3V3_SX_SYS
C2124 10U_0402_6.3V6M
VCC3V3_TBT_SX
VCC3V3_FLASH
I2C_ADDR
I2C_SDA1
I2C_SCL1
I2C_IRQ1Z
I2C_SDA2
I2C_SCL2
I2C_IRQ2Z
GPIO_0
GPIO_1
GPIO_2
GPIO_3
GPIO_4
GPIO_5
GPIO_6
GPIO_7
GPIO_8
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_SC_Z
USB_RP_P
USB_RP_N
UART_TX
UART_RX
SWD_DAT
SWD_CLK
M_RESET
LSX_R2P
LSX_P2R
DEBUG3
DEBUG4
DEBUG1
DEBUG2
AUX_P
AUX_N
BUSPOWERZ
R_OSC
VOUT_3V3
LDO_3V3
C_USB_TP
C_USB_TN
C_USB_BP
C_USB_BN
C_CC1
C_CC2
RPD_G1
RPD_G2
DEBUG_CTL1
DEBUG_CTL2
C_SBU1
C_SBU2
RESETZ
SS
NC0
U2007
TPS65982
TBT_RESET_N 38
0.22U_0201_6.3V
R2091 4.02K_0402_1%
R2092 100K_0402_5%
R2069 100K_0402_5%
R2080 100K_0402_5%
R2078 0_0402_5%
R2079 15K_0402_0.1%
SWD_DAT
SWD_CLK
TBTA_UART_RX
TBTA_MRESET_R
TBTA_LSTX
TBTA_LSRX
TBTA_DEBUG3
TBTA_DEBUG4
TBTA_DEBUG1
TBTA_DEBUG2
TBTA_ROSC
VCC1V8D_TBTA_LDO
TBTA_LDO_BMC
VCC1V8D_TBTA_LDO
VCC1V8A_TBTA_LDO
TBTA_USB2_P_T
TBTA_USB2_N_T
TBTA_USB2_P_B
TBTA_USB2_N_B
TBTA_CC1
TBTA_CC2
TBTA_SBU1
TBTA_SBU2
TBTA_TX0_N
TBTA_TX0_P
TBTA_RX0_N
TBTA_RX0_P
TBTA_TX1_N
TBTA_TX1_P
TBTA_RX1_N
TBTA_RX1_P
D60 PESD5V0H1BSF SOD962
D61 PESD5V0H1BSF SOD962
D62 PESD5V0H1BSF SOD962
D63 PESD5V0H1BSF SOD962
D64 PESD5V0H1BSF SOD962
D65 PESD5V0H1BSF SOD962
D66 PESD5V0H1BSF SOD962
D67 PESD5V0H1BSF SOD962
D2005 AZ5213_0402-3
D2006 AZ5213_0402-3
D59 AZ5425-01F.R7GR
D58 AZ5425-01F.R7GR
D56 AZ5425-01F.R7GR
D57 AZ5425-01F.R7GR
+3VALW
VCC3V3_SX_SYS
R2098 1 2 0_0402_5%
+5VALW
VCC5V0_SYS
PJ12
PLT_RST_N
R2096 1 2 0_0402_5%
23,38 TBT_FORCE_PWR
R2097 1 @ 2 0_0402_5%
U2011
74AUP1G04FW4-7_DFN1010-6_1X1
C2139 @ 0.47U_0402_25V6
R2093 1 @ 2 0_0402_5%
TBTA_MRESET_R
17,26,27,38,42,43,49,50,63 PLT_RST_N
R2099 1 @ 2 0_0402_5%
26 AR_HOLD_RST_N
R2103 1 2 0_0402_5%
LENOVO.CRDN
TBT TPS65982/TYPEC
Custom
Skylake-H
Rev V0.3
Thursday, May 26, 2016
Sheet 40 of 99
"PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."


2.0A
+5V_USB1
JUSB1
Foxconn_UAA111C-441R1-7H
AZ1043-04F_DAQ10
D54
D33
AZ5213_0402-3
+5VALW
+5V_USB1
U18
AP2553FDC-7_U-DFN2020-6_2X2
C494
C1335
C495
R496
R495
10.7K_0402_1%
R497
R499
R501
R500
CM13
CM14
CM15
EXC24CH900U
EXC24CH500U
C648
C621
0.1U_0402_16V7K
R519
R522
TBTB_RX0_P
TBTB_RX0_N
TBTB_TX0_P
TBTB_TX0_N
TBTB_USB2_D_N
TBTB_USB2_D_P
USB3_TX_DP6_C
USB3_TX_DN6_C
SUSON
USB_OC1_N
+5V_USB2
JUSB2
Foxconn_UEA1111-N40AM2-7H
D53
D49
AZ5213_0402-3
U21
NCT3955Y_QFN16_3X3
C602
C600
10U_0402_6.3V6M
C624
C625
0.1U_0402_25V6
220U_B2_6.3VM_R35M
R498
R528
R530
R529
R531
R532
R533
CM10
CM11
CM12
USB3_RX_DP3
USB3_RX_DN3
USB3_TX_DP3
USB3_TX_DN3
USB2_CHG_PN
USB2_CHG_PP
C500
C504
USB_CHG_STATUS_N
USB_CHG_ILIM_SEL
USB_CHG_ILIM_LO
USB_CHG_ILIM_HI
+5VALW_USB_CHG
R503
R504
R505
100K_0402_5%
80.6K_0402_1%
22.6K_0402_1%
CAD Note: USB_CHG_CTL*
CLT1 CLT2 CLT3 ILIM_SEL
0 1 0 1 -- SDP
0 0 1 1-- DCP/Auto
CAD Note:
ILIM_SEL=Vin,ILIM_HI=22.6KR:
output current limit=2.3A
Support Mouse/Keyboard wake up.
Support Power Wake
CAD Note: For Power consumption
+5VLDO
R376
R378
Q29
LP2301ALT1G_SOT23-3
C137
4.7U_0603_25V6M
R377
R791
R152
Q52A
Q52B
AO5804EL_SC89-6
C406
C407
0.1U_0402_25V6
75 5VALW_PG
26,75,77,92 EC_ON
lenovo联想
LENOVO.CRDN
Title
HDMI CONN,
Size C
Document Number
Skylake-H
Rev V0.3
Date: Thursday, May 26, 2016
Sheet 41 of 99
"PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."











lenovo联想 LENOVO.CRDN

Title: NGFF WLAN

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 42 of 99





CAD Note:
PCIE port 9 is multiplexed with SATA port 0;
SSD2 can be reworked to SATA SSD for debug

CAD Note:
PCIE polarity inversion

lenovo联想 LENOVO.CRDN

Title: NGFF SSD

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 43 of 99

CAD Note: PS8527A VDD
1.2V/1.35V/1.5V







CAD Note:
SATA_REXT=7.5KR:
Vtx_diff=700 mV

CAD Note: SATA_DEW
L:For SATA Gen3
H:For SATA Gen2



CAD Note: SATA_x_DE
De-emphasis level setting for channel x(x=A,B),
internally tied to VDD/2
[A_DE,B_DE]=M,L
M:-3.5dB
L: 0dB
H: -6dB

CAD Note: SATA_x_EQ
Equalization level setting for channel x(x=A,B),
internally tied to VDD/2
[x_EQ2,x_EQ1]=
L/M: for channel loss up to 2.4dB
L/L: for channel loss up to 7.4dB(CH A)
L/H: for channel loss up to 14.4dB
M/M: for channel loss up to 12.2dB
M/L: for channel loss up to 9.4dB
M/H: for channel loss up to 13.3dB
H/M: for channel loss up to 6.2dB
H/L: for channel loss up to 11.2dB
H/H: for channel loss up to 5dB(CH B)





lenovo联想	LENOVO.CRDN	
Title: SATA HDD		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 44 of 99	

Theamal Sensor



PROCHOT_N Logic



FAN CONN.



IR Sensor



lenovo联想 LENOVO.CRDN

Title: Thermal/IR Sensor/FAN

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 45 of 99

AC Charge LED



RTC CONN.



Touch Pad



LID



lenovo联想 LENOVO.CRDN

Title: TP/FPR/RTC/LED CONN

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 46 of 99


IT8376VG
U19
IT8376VG-128/AX
LPC
SM BUS
PS2
FAN
FSPI
KB MX
GPIO
GPIO
CLOCK
CAD Note:
FOR EC_I2C
CAD Note: EC_WRST_N
Trstpw=50ms;Twrstw=10us
CAD Note:
IT8371 NC
CAD Note:
IT8371 Stuff
CAD Note:
PCH_I2C1
CAD Note:
Hi:Enalbe Mirror
Low:Disable Mirror
SPI ROM
LC debug
W25Q64FVSSIG_SO8
LENOVO.CRDN
LED Contorller
Skylake-H
Thursday, May 26, 2016
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.





KB CONN.





TP LED CONN.





SPKR LED CONN.





lenovo联想 LENOVO.CRDN

Title: KB/BACKLIGHT LED

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 48 of 99



lenovo联想	LENOVO.CRDN	
Title	IO BTB Conn	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 49 of 99	

VCCIO_EN



ALL_SYS_PWRGD_PMIC



H_VCCST_PWRGD



VDDQ_VTT_EN



SLG4P4603VTR



lenovo联想	LENOVO.CRDN	
Title	PWRGD CONTROL	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 50 of 99	

XDP CONN.



EC Debug CONN.



80 Port Debug CONN.



PCH UART Debug CONN.



MB PWRBTN



lenovo联想	LENOVO.CRDN	
Title	XDP/DEBUG	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 51 of 99	



lenovo联想	LENOVO.CRDN	
Title	GPU PCIE	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 52 of 96	



lenovo联想	LENOVO.CRDN	
Title	GPU FB A/B	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 53 of 96	



lenovo联想 LENOVO.CRDN

Title: GPU FB C/D

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 54 of 96



lenovo联想	LENOVO.CRDN
Title	GPU PWR
Size C	Document Number Skylake-H
	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 55 of 96



Title	GPU GND		
Size C	Document Number Skylake-H		Rev V0.3
Date: Thursday, May 26, 2016	Sheet 56 of 99		

LENOVO.CRDN

Follow NV ref-design

+VGA_CORE

+1.55VSG

Partition A 2 X 10UF, 6 X 1UF

Partition B 2 X 10UF, 6 X 1UF

Partition C 2 X 10UF, 6 X 1UF

Partition D 2 X 10UF, 6 X 1UF

2 x 330uF
2 x 47uF
4 x 22uF
11 x 10uF
49 X 1uF
2 x 330uF, Near GPU

Near GPU

Rail (GPU Ball) Name	Balls	Voltage: Current	Filtering under GPU	Filtering Near GPU
NVVDD		(+varies)	49 X 1uF (0402 X6S) 11 X 10uF (0603 X6S) 4 X 22uF (0805 X5R) 2 X 47uF (0805 X5R) 2 X 330uF (Poscap)	9 X 4.7uF (0603 X6S) 12 X 10uF (0603 X6S) 2 X 330uF (Poscap)
NVVDDS		(+varies)	16 X 1uF (0402 X6S) 4 X 10uF (0603 X6S)	2 X 4.7uF (0603 X6S) 2 X 47uF (0805 X5R) 1 X 330uF (Poscap)
FBVDDQ (GPU side)[1]		1.35V 1.5V 1.55V	24 X 1uF (0402 X6S) 8 X 10uF (0603 X6S)	4 X 10uF (0603 X6S) 9 X 22uF (0603 X6S)

+NVVDDS

1 x 330uF
1 x 47uF
4 x 10uF
16 x 1uF

Place close to GPU 4 X 10UF

Place close to GPU 9 X 22UF

+1.8V_MAIN

VDD18_GPU

R2147 1 2 0_0603_5%

1 X 4.7UF, 1 X 1UF, 2X 0.1UF

1 X 4.7UF, 1 X 1UF, 2X 0.1UF

1 X 4.7UF, 1 X 1UF, 3 X 0.1UF

+1.8V_AON

place 1 0.1uF cap near BA10

1 X 4.7UF, 1 X 1UF, 3 X 0.1UF

place 1 0.1uf cap for BB14 and BC14 to share

lenovo联想	LENOVO.CRDN
Title	GPU Decoupling
Size C	Document Number Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 57 of 96



lenovo联想	LENOVO.CRDN	
Title: GPU IFP AB		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 58 of 96	



lenovo联想	LENOVO.CRDN	
Title	GPU IFP CD	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 59 of 96	



stuff as default, close to GPU







lenovo联想	LENOVO.CRDN
Title	GPU IFP EF
Size / Custom	Document Number: Skylake-H / Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 60 of 96



STRAP0~2 , Please ref RVL for BOM stuffing

GDDR5 RAM_CFG

GPU SKU	GPU	Type	FBVDD/Q	Memory Density	Allowed memory config	VRAM Vendor	VRAM P/N	Die-Revision	Memory Speed Grade	D/C Mini	RAM_CFG	STRAP2	STRAP1	STRAP0	Status
GP104	N17E-G1/G2	GDDR5	1.35V and 1.55V	8Gb	256Mx32	Samsung	K4G80325FB-HC25	B-Die	8Gbps	NA	0x0	L	L	L	Production candidate
		GDDR5	1.35V and 1.50V			Micron	MT51J256M32HF-80:A	A-Die		NA	0x1	L	L	H	Production candidate
		GDDR5	1.35V and 1.55V			Hynix	H5GQ8H24MJR-R4C	M-Die		NA	0x2	L	H	L	Post Production candidate

Note:
1. For N17E-Gx, the maximum allowable memory case temperature is 95 °C, as these are our highest end flagship GPUs.
2. N17E-Gx runs WCLK up to 3000 MHz with FBVDD=1.35V. DVS is required to run WCLK > 3000 MHz.

ROM_SCLK(LSB)/ROM_SI/ROM_SO(MSB) :

Row Index	Strap Pins see Note			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_ EXPOSED	SOR2_ EXPOSED	SOR1_ EXPOSED	SOR0_ EXPOSED
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED

lenovo联想 LENOVO.CRDN

Title: GPU PLL/XTAL

Size: C | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 61 of 96





lenovo联想 LENOVO.CRDN

Title: GPU MIO

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 62 of 96

OVER Heat Protect



To PCH

G2W
INS35243086
BGA2152
COMMON

13/23 MISC 1

GPU_OVERT_N — BG5 OVERT
BF12 TS_VREF
BJ1 THERMDN
BJ2 THERMDP

+1.8V_AON
R1259 10K_0402_1%
R1260 270_0402_1%
R1261 10K_0402_5%
R1262 10K_0402_5%
R1263 10K_0402_5%

TP114 TP117 TP116 TP115
BK24 JTAG_TCK
BL23 JTAG_TMS
BM23 JTAG_TDI
BM24 JTAG_TDO
BL24 JTAG_TRST
BK23 NVJTAG_SEL

R1019 10K_0402_5%
R1265 270_0402_1%
R1020 10K_0402_5%

SMBUS Address= 0x9E

I2CS_SCL	BJ8	SMB_CLK_GPU	
I2CS_SDA	BH8	SMB_DATA_GPU	
I2CC_SCL	BG9	I2CC_SCL_R R2169 1	2 0_0402_5% I2CC_SCL → I2CC_SCL 68,80
I2CC_SDA	BH9	I2CC_SDA_R R2170 1	2 0_0402_5% I2CC_SDA → I2CC_SDA 68,80
I2CB_SCL	BG8	I2CB_SCL	
I2CB_SDA	BF8	I2CB_SDA	

need to confirm the resistor value
change to 0ohm from 33ohm-20160324

GPIO0	BD6	NVVDD_PWM_VID	NVVDD_PWM_VID 80
GPIO1	BB5	GC6_FB_EN	GC6_FB_EN 68
GPIO2	BD1	GPU_EVENT_N_R	
GPIO3	BE4	NVVDDS_PWM_VID	NVVDDS_PWM_VID 87
GPIO4	BE1	1.8V_MAIN_EN_R	
GPIO5	BG2	FRAME_LOCK_N	
GPIO6	BD2	NVVDD_PSI	NVVDD_PSI 80,87
GPIO7	BD7	GPU_EDP_BL_PWM_LS	
GPIO8	BH4	VRAM_VDDQ_ADJ_R	
GPIO9	BJ3	THERM_ALERT_N	
GPIO10	BD3	VRAM_VREF_CTL	VRAM_VREF_CTL 64,65,66,67
GPIO11	BH3	GPU_EDP_VDD_EN_LS	
GPIO12	BE6	PWR_LEVEL_R	
GPIO13	BB1	GPU_EDP_BL_EN_LS	
GPIO14	BG4	GPU_DPA_HPD_R	GPU_DPA_HPD_R 58
GPIO15	BG1		
GPIO16	BE2	SYS_PEX_RST_MON_N	
GPIO17	BH1	GPU_EDP_HPD_R	GPU_EDP_HPD_R 59
GPIO18	BE3	GPU_DPE_HPD_R	GPU_DPE_HPD_R 60
GPIO19	BD4		
GPIO20	BE5	NVVDDS_PSI	NVVDDS_PSI 87
GPIO21	BA5		
GPIO22	BB6		
GPIO23	BG3	GPU_PEX_RST_HOLD_N	
GPIO24	BD5	GPU_DPF_HPD_R	GPU_DPF_HPD_R 60
GPIO25	BB2		
GPIO26	BE7		
GPIO27	BA4	GPU_HDMI_HPD_R	
GPIO28	BB4	OC_WARN	OC_WARN 68
GPIO29	BA3	GPU_EDPc_OUTPUT_CAP	GPU_EDPc_OUTPUT_CAP 81
GPIO30	BB3		
GPIO31_RFU	BA2		
GPIO32_RFU	BA1		

To PWR VGA CORE

To PWR VGA CORE
Output,Open Drain,10 K? pull-up to 1V8_AON
NVSR pannel not used.

THERM_ALERT_N:
Output,Open Drain,10 K? pull-up to 1V8_AON
Active Low Thermal Alert
N17E GPU uses GPIO9 as a dedicated output, not supported as an input.

Output,Open Drain,10 K? pull-up to 1V8_AON

+1.8V_AON +3V_GPU

R796 2 — 1 10K_0402_5%
GPU_OVERT_N
R797 2 — @ 1 10K_0402_5%

+3V_GPU

SMB_CLK_GPU R2294 1 — 2 2.2K_0402_5%
SMB_DATA_GPU R2295 1 — 2 2.2K_0402_5%

I2CC_SCL R2296 1 — 2 2.2K_0402_5%
I2CC_SDA R2297 1 — 2 2.2K_0402_5%

I2CB_SCL R2298 1 — 2 2.2K_0402_5%
I2CB_SDA R2299 1 — 2 2.2K_0402_5%

+3V_GPU

C2694 1 — 2 0.1U_0402_16V7K
U2027 M74VHC1GT08DFT2G_SC-70-5P
VCC=3.3V, VIH>=1.4V
GPU_EDP_BL_PWM_LS
GPU_EDP_BL_PWM_R
SA000080W00 AND Gate
R2305 10K_0402_5%
R2300 100K_0402_5%

+3V_GPU

C2695 1 — 2 0.1U_0402_16V7K
U2028 M74VHC1GT08DFT2G_SC-70-5P
VCC=3.3V, VIH>=1.4V
GPU_EDP_VDD_EN_LS
GPU_EDP_VDD_EN_R
SA000080W00 AND Gate
R2306 10K_0402_5%
R2302 100K_0402_5%

+3V_GPU

C2696 1 — 2 0.1U_0402_16V7K
U2029 M74VHC1GT08DFT2G_SC-70-5P
VCC=3.3V, VIH>=1.4V
GPU_EDP_BL_EN_LS
GPU_EDP_BL_EN_R
SA000080W00 AND Gate
R2307 10K_0402_5%
R2304 100K_0402_5%

1.8V_MAIN_EN_R	R976	0_0402_5%	1.8V_MAIN_EN → 1.8V_MAIN_EN 68,69
GPU_EDP_BL_PWM_R	R979	0_0402_5%	EDP_BL_PWM → EDP_BL_PWM 31
VRAM_VDDQ_ADJ_R	R981	0_0402_5%	VRAM_VDDQ_ADJ → VRAM_VDDQ_ADJ 79
GPU_EDP_VDD_EN_R	R905	0_0402_5%	EDP_VDD_EN → EDP_VDD_EN 90,92
GPU_EDP_BL_EN_R	R985	0_0402_5%	EDP_BL_EN → EDP_BL_EN 31

to open 1.8V_main and NVVDD

Need confirm.

+1.8V_AON

GPU_EVENT_N_R	R974	10K_0402_5%	
1.8V_MAIN_EN_R	R975	10K_0402_5%	
NVVDD_PSI	R977	10K_0402_5%	
VRAM_VDDQ_ADJ	R980	@ 10K_0402_5%	
THERM_ALERT_N	R982	10K_0402_5%	
PWR_LEVEL_R	R983	100K_0402_5%	
OC_WARN	R986	10K_0402_5%	
SYS_PEX_RST_MON_N	R999	@ 10K_0402_5%	
GPU_PEX_RST_HOLD_N	R1000	10K_0402_5%	
NVVDDS_PSI	R1002	@ 10K_0402_5%	
FRAME_LOCK_N	R2271	10K_0402_5%	
GC6_FB_EN	R660	10K_0402_5%	

+3V_GPU

SMB_CLK_GPU — Q80A — EC_SMB_CLK1 19,26,45
SMB_DATA_GPU — Q80B — EC_SMB_DAT1 19,26,45
AO5804EL_SC89-6

+1.8V_AON

THERM_ALERT_N — Q93A AO5804EL_SC89-6 — EC_THERM_ALERT_N 26
GPU Thermal Alert, OD, output
Q93B AO5804EL_SC89-6
To EC

GPU_EVENT_N_R — D52 SDM10U45LP-7_DFN1006-2-2 — GPU_EVENT_N 17
R973 1 — @ 2 0_0402_5%
From PCH

PWR_LEVEL_R
D2011 SDM10U45LP-7_DFN1006-2-2 — PWR_LEVEL 26 From EC
D2016 SDM10U45LP-7_DFN1006-2-2 @ — CHG_PROCHOT_N_R 26,45,74 From Charger

FRM LOCK Reserved



FRAME_LOCK_N_R 31

From PCH, 3.3V level

23 DGPU_HOLD_RST_N
17,26,27,38,40,42,43,49,50 PLT_RST_N

+1.8V_AON
C1333 0.1U_0402_16V7K
U63 74AUP1G08GW_SOT353-1 AND Gate

R2172 1 — 2 0_0402_5%

+1.8V_AON
C1339 0.1U_0402_16V7K
U62 74AUP1G08GW_SOT353-1 AND Gate

R2171 2 — @ 1 0_0402_5%
SYS_PEX_RST_MON_N
GPU_PEX_RST_HOLD_N

DGPU_PEX_RST_N → DGPU_PEX_RST_N 52,68
To GPU, 1.8V level

R1001 100K_0402_5%

lenovo联想	LENOVO.CRDN
Title	GPU GPIO
Size C	Document Number Skylake-H
Rev	V0.3
Date:	Thursday, May 26, 2016 Sheet 63 of 96


MIRROR
NORMAL
MDA[0..63]
CMDA[0..31]
DQMA[0..7]
DQSA[0..7]
53 MDA[0..63]
53 CMDA[0..31]
53 DQMA[0..7]
53 DQSA[0..7]
U48
U2022
K4G41325FC-HC04_FBGA170~D
170-BALL
SGRAM GDDR5
53 CLKA0
53 CLKA0_N
53 CLKA1
53 CLKA1_N
0.01U_0402_25V7K
+1.55VSG
For U2022
For U48
Place near to VRAM
Place under VRAM
R2217 549_0402_1%
R2213 931_0402_1%
R2212 1.33K_0402_1%
FBA_VREFC
Q81A
Q81B
AO5804E_SO8-6
VRAM_VREF_CTL
R888 100K_0402_5%
LENOVO.CRDN
GPU VRAM A
Skylake-H
Rev V0.3
Thursday, May 26, 2016
Sheet 64 of 96
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.



lenovo联想 LENOVO.CRDN

Title: GPU VRAM B

Size: C | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 65 of 96

54 MDC[0..63] MDC[0..63]
54 CMDC[0..31] CMDC[0..31]
54 DQMC[0..7] DQMC[0..7]
54 DQSC[0..7] DQSC[0..7]

MIRROR

U2025

MF=0 MF=1 MF=1 MF=0

DQSC3 C2 EDC0 EDC3 DQ24 DQ0 A4 MDC24
DQSC2 C13 EDC1 EDC2 DQ25 DQ1 A2 MDC25
DQSC1 R13 EDC2 EDC1 DQ26 DQ2 B4 MDC26
DQSC0 R2 EDC3 EDC0 DQ27 DQ3 B2 MDC27
DQ28 DQ4 E4 MDC28
DQ29 DQ5 E2 MDC29
DQMC3 D2 DBI0# DBI3# DQ30 DQ6 F4 MDC30
DQMC2 D13 DBI1# DBI2# DQ31 DQ7 F2 MDC31
DQMC1 P13 DBI2# DBI1# DQ16 DQ8 A11 MDC16
DQMC0 P2 DBI3# DBI0# DQ17 DQ9 A13 MDC17
DQ18 DQ10 B11 MDC18
DQ19 DQ11 B13 MDC19
CLKC0 J12 DQ20 DQ12 E11 MDC20
CLKC0_N J11 CK DQ21 DQ13 E13 MDC21
CMDC1 J3 CK# DQ22 DQ14 F11 MDC22
CKE# DQ23 DQ15 F13 MDC23
CMDC6 J5 DQ8 U11 MDC8
A12/A13 DQ9 U13 MDC9
CMDC5 K4 A8/A7 A10/A0 DQ10 T11 MDC10
CMDC4 K5 A11/A6 A9/A1 DQ18 T13 MDC11
CMDC14 K10 BA1/A5 BA3/A3 DQ19 N11 MDC12
CMDC13 K11 BA2/A4 BA0/A2 DQ20 N13 MDC13
DQ21 M11 MDC14
CMDC11 H10 BA3/A3 BA1/A5 DQ22 M13 MDC15
CMDC12 H11 BA0/A2 BA2/A4 DQ23 U4 MDC0
CMDC8 H5 A9/A1 A11/A6 DQ24 U2 MDC1
CMDC9 H4 A10/A0 A8/A7 DQ25 T4 MDC2
DQ26 T2 MDC3
DQ27 N4 MDC4
A5 NC DQ28 N2 MDC5
U5 NC DQ29 M4 MDC6
DQ30 M2 MDC7
DQ31

54 CLKC0 CLKC0 R2226 2 1 40.2_0402_1%
54 CLKC0_N CLKC0_N R2227 2 1 40.2_0402_1%
1 C1353 2
0.01U_0402_25V7K

+1.55VSG
R900 1 2 1K_0402_1% J1
J10 MF
2 R898 1 FBC_ZQ_1_B J13 SEN
121_0402_1% ZQ

CMDC7 J4 ABI#
CMDC0 G3 RAS# CAS#
CMDC10 G12 CS# WE#
CMDC3 L3 CAS# RAS#
CMDC15 L12 WE# CS#

54 FBC_WCK23_N FBC_WCK23_N D5 WCK01# WCK23#
54 FBC_WCK23 FBC_WCK23 D4 WCK01 WCK23
54 FBC_WCK01_N FBC_WCK01_N P5 WCK23# WCK01#
54 FBC_WCK01 FBC_WCK01 P4 WCK23 WCK01

A10
U10 VREFD
2 1 FBC_VREFC J14 VREFD
C1354 820P_0402_50V7K VREFC

CMDC2 J2 RESET#

+1.55VSG
G1 VDD
L1 VDD
G4 VDD
L4 VDD
C5 VDD
R5 VDD
C10 VDD
R10 VDD
D11 VDD
G11 VDD
L11 VDD
P11 VDD
G14 VDD
L14 VDD

H1 VSS
K1 VSS
B5 VSS
G5 VSS
L5 VSS
T5 VSS
B10 VSS
D10 VSS
G10 VSS
L10 VSS
P10 VSS
T10 VSS
H14 VSS
K14 VSS
170-BALL
SGRAM GDDR5

K4G41325FC-HC04_FBGA170-D

+1.55VSG
VDDQ B1 VSSQ A1
VDDQ D1 VSSQ C1
VDDQ F1 VSSQ E1
VDDQ M1 VSSQ N1
VDDQ P1 VSSQ R1
VDDQ T1 VSSQ U1
VDDQ G2 VSSQ H2
VDDQ L2 VSSQ K2
VDDQ B3 VSSQ A3
VDDQ D3 VSSQ C3
VDDQ F3 VSSQ E3
VDDQ H3 VSSQ N3
VDDQ K3 VSSQ R3
VDDQ M3 VSSQ U3
VDDQ P3 VSSQ C4
VDDQ T3 VSSQ R4
VDDQ E5 VSSQ F5
VDDQ N5 VSSQ M5
VDDQ E10 VSSQ F10
VDDQ N10 VSSQ M10
VDDQ B12 VSSQ C11
VDDQ D12 VSSQ R11
VDDQ F12 VSSQ A12
VDDQ H12 VSSQ C12
VDDQ K12 VSSQ E12
VDDQ M12 VSSQ R12
VDDQ P12 VSSQ U12
VDDQ T12 VSSQ H13
VDDQ G13 VSSQ K13
VDDQ L13 VSSQ A14
VDDQ B14 VSSQ C14
VDDQ D14 VSSQ E14
VDDQ F14 VSSQ N14
VDDQ M14 VSSQ R14
VDDQ P14 VSSQ U14
VDDQ T14 VSSQ

+1.55VSG
R897 549_0402_1%
FBC_VREFC
R2224 931_0402_1%
R895 1.33K_0402_1%
Q83A AO5804E_SC89-6
Q83B AO5804E_SC89-6
VRAM_VREF_CTL
63,64,65,67

+1.55VSG
For U2024
C2572 22U_0603_6.3V6M
C2574 22U_0603_6.3V6M
C2576 22U_0603_6.3V6M
C2573 22U_0603_6.3V6M
C2575 22U_0603_6.3V6M
C2577 10U_0603_10V
C2580 10U_0603_10V
C2578 10U_0603_10V
C2582 10U_0603_10V
C2581 10U_0603_10V
Place near to VRAM
Place under VRAM

C2590 1U_0402_6.3V7K
C2592 1U_0402_6.3V7K
C2589 1U_0402_6.3V7K
C2591 1U_0402_6.3V7K
C2567 1U_0402_6.3V7K
C2566 1U_0402_6.3V7K
C2565 1U_0402_6.3V7K
C2564 1U_0402_6.3V7K
C2569 1U_0402_6.3V7K
C2571 1U_0402_6.3V7K
C2568 1U_0402_6.3V7K
C2570 1U_0402_6.3V7K
C2585 1U_0402_6.3V7K
C2587 1U_0402_6.3V7K
C2583 1U_0402_6.3V7K
C2584 1U_0402_6.3V7K
C2586 1U_0402_6.3V7K
C2588 1U_0402_6.3V7K
Place under VRAM

+1.55VSG
For U2025
C2593 22U_0603_6.3V6M
C2594 22U_0603_6.3V6M
C2595 22U_0603_6.3V6M
C2596 22U_0603_6.3V6M
C2597 22U_0603_6.3V6M
C2598 22U_0603_6.3V6M
C2599 10U_0603_10V
Place near to VRAM
C2601 10U_0603_10V
C2600 10U_0603_10V
C2602 10U_0603_10V
C2603 10U_0603_10V
C2614 1U_0402_6.3V7K
C2615 1U_0402_6.3V7K
C2612 1U_0402_6.3V7K
C2613 1U_0402_6.3V7K
C2605 1U_0402_6.3V7K
C2608 1U_0402_6.3V7K
C2604 1U_0402_6.3V7K
C2606 1U_0402_6.3V7K
C2609 1U_0402_6.3V7K
C2611 1U_0402_6.3V7K
C2607 1U_0402_6.3V7K
C2610 1U_0402_6.3V7K
C2616 1U_0402_6.3V7K
C2619 1U_0402_6.3V7K
C2616 1U_0402_6.3V7K
C2617 1U_0402_6.3V7K
C2620 1U_0402_6.3V7K
C2621 1U_0402_6.3V7K
Place under VRAM

NORMAL

U2024

MF=0 MF=1 MF=1 MF=0

DQSC4 C2 EDC0 EDC3 DQ24 DQ0 A4 MDC32
DQSC5 C13 EDC1 EDC2 DQ25 DQ1 A2 MDC33
DQSC6 R13 EDC2 EDC1 DQ26 DQ2 B4 MDC34
DQSC7 R2 EDC3 EDC0 DQ27 DQ3 B2 MDC35
DQ28 DQ4 E4 MDC36
DQ29 DQ5 E2 MDC37
DQMC4 D2 DBI0# DBI3# DQ30 DQ6 F4 MDC38
DQMC5 D13 DBI1# DBI2# DQ31 DQ7 F2 MDC39
DQMC6 P13 DBI2# DBI1# DQ16 DQ8 A11 MDC40
DQMC7 P2 DBI3# DBI0# DQ17 DQ9 A13 MDC41
DQ18 DQ10 B11 MDC42
DQ19 DQ11 B13 MDC43
CLKC1 J12 DQ20 DQ12 E11 MDC44
CLKC1_N J11 CK DQ21 DQ13 E13 MDC45
CMDC17 J3 CK# DQ22 DQ14 F11 MDC46
CKE# DQ23 DQ15 F13 MDC47
CMDC22 J5 DQ8 U11 MDC48
A12/A13 DQ9 U13 MDC49
CMDC25 K4 A8/A7 A10/A0 DQ10 T11 MDC50
CMDC24 K5 A11/A6 A9/A1 DQ18 T13 MDC51
CMDC27 K10 BA1/A5 BA3/A3 DQ19 N11 MDC52
CMDC28 K11 BA2/A4 BA0/A2 DQ20 N13 MDC53
DQ21 M11 MDC54
CMDC30 H10 BA3/A3 BA1/A5 DQ22 M13 MDC55
CMDC29 H11 BA0/A2 BA2/A4 DQ23 U4 MDC56
CMDC20 H5 A9/A1 A11/A6 DQ24 U2 MDC57
CMDC21 H4 A10/A0 A8/A7 DQ25 T4 MDC58
DQ26 T2 MDC59
DQ27 N4 MDC60
A5 NC DQ28 N2 MDC61
U5 NC DQ29 M4 MDC62
DQ30 M2 MDC63
DQ31

54 CLKC1 CLKC1 R903 2 1 40.2_0402_1%
54 CLKC1_N CLKC1_N R901 2 1 40.2_0402_1%
1 C2425 2
0.01U_0402_25V7K

R904 1 2 1K_0402_1% J1
J10 MF
2 R899 1 FBC_ZQ_2_B J13 SEN
121_0402_1% ZQ

CMDC23 J4 ABI#
CMDC19 G3 RAS# CAS#
CMDC31 G12 CS# WE#
CMDC16 L3 CAS# RAS#
CMDC26 L12 WE# CS#

54 FBC_WCK45_N FBC_WCK45_N D5 WCK01# WCK23#
54 FBC_WCK45 FBC_WCK45 D4 WCK01 WCK23
54 FBC_WCK67_N FBC_WCK67_N P5 WCK23# WCK01#
54 FBC_WCK67 FBC_WCK67 P4 WCK23 WCK01

A10
U10 VREFD
2 1 FBC_VREFC J14 VREFD
C1355 820P_0402_50V7K VREFC

CMDC18 J2 RESET#

+1.55VSG
G1 VDD
L1 VDD
G4 VDD
L4 VDD
C5 VDD
R5 VDD
C10 VDD
R10 VDD
D11 VDD
G11 VDD
L11 VDD
P11 VDD
G14 VDD
L14 VDD

H1 VSS
K1 VSS
B5 VSS
G5 VSS
L5 VSS
T5 VSS
B10 VSS
D10 VSS
G10 VSS
L10 VSS
P10 VSS
T10 VSS
H14 VSS
K14 VSS
170-BALL
SGRAM GDDR5

K4G41325FC-HC04_FBGA170-D

+1.55VSG
VDDQ B1 VSSQ A1
VDDQ D1 VSSQ C1
VDDQ F1 VSSQ E1
VDDQ M1 VSSQ N1
VDDQ P1 VSSQ R1
VDDQ T1 VSSQ U1
VDDQ G2 VSSQ H2
VDDQ L2 VSSQ K2
VDDQ B3 VSSQ A3
VDDQ D3 VSSQ C3
VDDQ F3 VSSQ E3
VDDQ H3 VSSQ N3
VDDQ K3 VSSQ R3
VDDQ M3 VSSQ U3
VDDQ P3 VSSQ C4
VDDQ T3 VSSQ R4
VDDQ E5 VSSQ F5
VDDQ N5 VSSQ M5
VDDQ E10 VSSQ F10
VDDQ N10 VSSQ M10
VDDQ B12 VSSQ C11
VDDQ D12 VSSQ R11
VDDQ F12 VSSQ A12
VDDQ H12 VSSQ C12
VDDQ K12 VSSQ E12
VDDQ M12 VSSQ R12
VDDQ P12 VSSQ U12
VDDQ T12 VSSQ H13
VDDQ G13 VSSQ K13
VDDQ L13 VSSQ A14
VDDQ B14 VSSQ C14
VDDQ D14 VSSQ E14
VDDQ F14 VSSQ N14
VDDQ M14 VSSQ R14
VDDQ P14 VSSQ U14
VDDQ T14 VSSQ

lenovo联想 LENOVO.CRDN

Title: GPU VRAM C

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 66 of 96

54 MDD[0..63] MDD[0..63]
54 CMDD[0..31] CMDD[0..31]
54 DQMD[0..7] DQMD[0..7]
54 DQSD[0..7] DQSD[0..7]

MIRROR

U2026

MF=0 MF=1 MF=1 MF=0

DQSD3 C2 EDC0 EDC3 DQ24 DQ0 A4 MDD24
DQSD2 C13 EDC1 EDC2 DQ25 DQ1 A2 MDD25
DQSD1 R13 EDC2 EDC1 DQ26 DQ2 B4 MDD26
DQSD0 R2 EDC3 EDC0 DQ27 DQ3 B2 MDD27
DQ28 DQ4 E4 MDD28
DQ29 DQ5 E2 MDD29
DQMD3 D2 DBI0# DBI3# DQ30 DQ6 F4 MDD30
DQMD2 D13 DBI1# DBI2# DQ31 DQ7 F2 MDD31
DQMD1 P13 DBI2# DBI1# DQ16 DQ8 A11 MDD16
DQMD0 P2 DBI3# DBI0# DQ17 DQ9 A13 MDD17
DQ18 DQ10 B11 MDD18
DQ19 DQ11 B13 MDD19
CLKD0 J12 DQ20 DQ12 E11 MDD20
CLKD0_N J11 CK DQ21 DQ13 E13 MDD21
CMDD1 J3 CKE# DQ22 DQ14 F11 MDD22
DQ23 DQ15 F13 MDD23
CMDD6 J5 A12/A13 DQ8 DQ16 U11 MDD8
DQ9 DQ17 U13 MDD9
CMDD5 K4 A8/A7 A10/A0 DQ10 DQ18 T11 MDD10
CMDD4 K5 A11/A6 A9/A1 DQ11 DQ19 T13 MDD11
CMDD14 K10 BA1/A5 BA3/A3 DQ12 DQ20 N13 MDD12
CMDD13 K11 BA2/A4 BA0/A2 DQ13 DQ21 M11 MDD13
DQ14 DQ22 M13 MDD14
CMDD11 H10 BA3/A3 BA1/A5 DQ15 DQ23 U4 MDD15
CMDD12 H11 BA0/A2 BA2/A4 DQ0 DQ24 U2 MDD0
CMDD8 H5 A9/A1 A11/A6 DQ1 DQ25 T4 MDD1
CMDD9 H4 A10/A0 A8/A7 DQ2 DQ26 T2 MDD2
DQ3 DQ27 N4 MDD3
A5 NC DQ4 DQ28 N2 MDD4
U5 NC DQ5 DQ29 M4 MDD5
DQ6 DQ30 M2 MDD6
DQ7 DQ31 MDD7

54 CLKD0 CLKD0 R785 2 1 40.2_0402_1%
54 CLKD0_N CLKD0_N R906 2 1 40.2_0402_1%
1 C1373 2 0.01U_0402_25V7K

+1.55VSG
R913 1 2 1K_0402_1%
2 R911 1 121_0402_1%
FBD_ZQ_1_B

J1 MF
J10 SEN
J13 ZQ

CMDD7 J4 ABI#
CMDD0 G3 RAS# CAS#
CMDD10 G12 CS# WE#
CMDD3 L3 CAS# RAS#
CMDD15 L12 WE# CS#

54 FBD_WCK23_N FBD_WCK23_N D5 WCK01# WCK23#
54 FBD_WCK23 FBD_WCK23 D4 WCK01 WCK23
54 FBD_WCK01_N FBD_WCK01_N P5 WCK23# WCK01#
54 FBD_WCK01 FBD_WCK01 P4 WCK23 WCK01

A10 U10 VREFD
2 1 C1374 FBD_VREFC J14 VREFC
820P_0402_50V7K

CMDD2 J2 RESET#

+1.55VSG
R910 549_0402_1%
FBD_VREFC
R909 931_0402_1%
R908 1.33K_0402_1%
Q84A AO6804E_SC89-6
Q84B AO6804E_SC89-6
VRAM_VREF_CTL
63,64,65,66

G1 VDD
L1 VDD
G4 VDD
L4 VDD
C5 VDD
R5 VDD
C10 VDD
R10 VDD
D11 VDD
G11 VDD
L11 VDD
P11 VDD
G14 VDD
L14 VDD

H1 VSS
K1 VSS
B5 VSS
G5 VSS
L5 VSS
T5 VSS
B10 VSS
D10 VSS
G10 VSS
L10 VSS
P10 VSS
T10 VSS
H14 VSS
K14 VSS

170-BALL
SGRAM GDDR5
K4G41325FC-HC04_FBGA170-D

+1.55VSG
VDDQ B1 D1 F1 M1 P1 T1 G2 L2 B3 D3 F3 H3 K3 M3 P3 T3 E5 N5 E10 N10 B12 D12 F12 H12 K12 M12 P12 T12 G13 L13 B14 D14 F14 M14 P14 T14

VSSQ A1 C1 E1 N1 R1 U1 H2 K2 A3 C3 E3 N3 R3 U3 C4 R4 F5 M5 F10 M10 C11 R11 A12 C12 E12 N12 R12 U12 H13 K13 A14 C14 E14 N14 R14 U14

For U60

C2630 C2632 C2634 C2631 C2633 C2636 C2635 C2638 C2637 C2640 C2639
22U_0603_6.3V6M 10U_0603_10V
Place near to VRAM
Place under VRAM

C2648 C2650 C2647 C2649 C2625 C2624 C2623 C2622 C2628 C2629 C2626 C2627
C2642 C2644 C2641 C2643 C2645 C2646
1U_0402_6.3V7K
Place under VRAM

For U20256

C2651 C2652 C2654 C2653 C2656 C2655 C2658
22U_0603_6.3V6M 10U_0603_10V
Place near to VRAM

C2660 C2657 C2659 C2661 C2672 C2670 C2671 C2664 C2665 C2662 C2663 C2668 C2669 C2666 C2667 C2677 C2676 C2673 C2675 C2679 C2678
10U_0603_10V 1U_0402_6.3V7K
Place under VRAM

NORMAL

U60

MF=0 MF=1 MF=1 MF=0

DQSD4 C2 EDC0 EDC3 DQ24 DQ0 A4 MDD32
DQSD5 C13 EDC1 EDC2 DQ25 DQ1 A2 MDD33
DQSD6 R13 EDC2 EDC1 DQ26 DQ2 B4 MDD34
DQSD7 R2 EDC3 EDC0 DQ27 DQ3 B2 MDD35
DQ28 DQ4 E4 MDD36
DQ29 DQ5 E2 MDD37
DQMD4 D2 DBI0# DBI3# DQ30 DQ6 F4 MDD38
DQMD5 D13 DBI1# DBI2# DQ31 DQ7 F2 MDD39
DQMD6 P13 DBI2# DBI1# DQ16 DQ8 A11 MDD40
DQMD7 P2 DBI3# DBI0# DQ17 DQ9 A13 MDD41
DQ18 DQ10 B11 MDD42
DQ19 DQ11 B13 MDD43
CLKD1 J12 DQ20 DQ12 E11 MDD44
CLKD1_N J11 CK DQ21 DQ13 E13 MDD45
CMDD17 J3 CKE# DQ22 DQ14 F11 MDD46
DQ23 DQ15 F13 MDD47
CMDD22 J5 A12/A13 DQ8 DQ16 U11 MDD48
DQ9 DQ17 U13 MDD49
CMDD25 K4 A8/A7 A10/A0 DQ10 DQ18 T11 MDD50
CMDD24 K5 A11/A6 A9/A1 DQ11 DQ19 T13 MDD51
CMDD27 K10 BA1/A5 BA3/A3 DQ12 DQ20 N13 MDD52
CMDD28 K11 BA2/A4 BA0/A2 DQ13 DQ21 M11 MDD53
DQ14 DQ22 M13 MDD54
CMDD30 H10 BA3/A3 BA1/A5 DQ15 DQ23 U4 MDD55
CMDD29 H11 BA0/A2 BA2/A4 DQ0 DQ24 U2 MDD56
CMDD20 H5 A9/A1 A11/A6 DQ1 DQ25 T4 MDD57
CMDD21 H4 A10/A0 A8/A7 DQ2 DQ26 T2 MDD58
DQ3 DQ27 N4 MDD59
A5 NC DQ4 DQ28 N2 MDD60
U5 NC DQ5 DQ29 M4 MDD61
DQ6 DQ30 M2 MDD62
DQ7 DQ31 MDD63

54 CLKD1 CLKD1 R916 2 1 40.2_0402_1%
54 CLKD1_N CLKD1_N R914 2 1 40.2_0402_1%
1 C2439 2 0.01U_0402_25V7K

+1.55VSG
R2228 1 2 1K_0402_1%
2 R912 1 121_0402_1%
FBD_ZQ_2_B

J1 MF
J10 SEN
J13 ZQ

CMDD23 J4 ABI#
CMDD19 G3 RAS# CAS#
CMDD31 G12 CS# WE#
CMDD16 L3 CAS# RAS#
CMDD26 L12 WE# CS#

54 FBD_WCK45_N FBD_WCK45_N D5 WCK01# WCK23#
54 FBD_WCK45 FBD_WCK45 D4 WCK01 WCK23
54 FBD_WCK67_N FBD_WCK67_N P5 WCK23# WCK01#
54 FBD_WCK67 FBD_WCK67 P4 WCK23 WCK01

A10 U10 VREFD
2 1 C1375 FBD_VREFC J14 VREFC
820P_0402_50V7K

CMDD18 J2 RESET#

+1.55VSG
G1 VDD
L1 VDD
G4 VDD
L4 VDD
C5 VDD
R5 VDD
C10 VDD
R10 VDD
D11 VDD
G11 VDD
L11 VDD
P11 VDD
G14 VDD
L14 VDD

H1 VSS
K1 VSS
B5 VSS
G5 VSS
L5 VSS
T5 VSS
B10 VSS
D10 VSS
G10 VSS
L10 VSS
P10 VSS
T10 VSS
H14 VSS
K14 VSS

170-BALL
SGRAM GDDR5
K4G41325FC-HC04_FBGA170-D

+1.55VSG
VDDQ B1 D1 F1 M1 P1 T1 G2 L2 B3 D3 F3 H3 K3 M3 P3 T3 E5 N5 E10 N10 B12 D12 F12 H12 K12 M12 P12 T12 G13 L13 B14 D14 F14 M14 P14 T14

VSSQ A1 C1 E1 N1 R1 U1 H2 K2 A3 C3 E3 N3 R3 U3 C4 R4 F5 M5 F10 M10 C11 R11 A12 C12 E12 N12 R12 U12 H13 K13 A14 C14 E14 N14 R14 U14

Title: GPU VRAM D

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 67 of 96











Table 7. INA3221 Address Pins and Slave Addresses

A0	SLAVE ADDRESS
GND	1000000
V_{S-}	1000001
SDA	1000010 (0X84)
SCL	1000011



lenovo联想 LENOVO.CRDN

Title: GPU Switch/Thermal

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 68 of 96



lenovo联想 LENOVO.CRDN

Title: BLANK

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 69 of 99

lenovo联想 LENOVO.CRDN

Title: BLANK

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 70 of 99

lenovo联想 LENOVO.CRDN

Title: BLANK

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 71 of 99

LENOVO.CRDN

Title

BLANK

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 72 of 99

BATT CONN.







lenovo联想	LENOVO.CRDN	
Title	DCIN/BATT	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 73 of 99	



HW CC LIMIT seting to 11A
HW AC LIMIT seting to 11A
FSW=618KHZ
AC:230W/20V/11.5A
DC:90Wh/150W/16A

lenovo联想 LENOVO.CRDN

Title: PWR Trubo charger ISL95520

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 74 of 99



lenovo联想	LENOVO.CRDN	
Title: PWR 3VALW/5VALW		
Size: Custom	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 75 of 99	



STATE	SUSON	MAINON	+1.2V_VDDQ	+0.6V_VTT
S0	HI	HI	ON	ON
S3	HI	LOW	ON	OFF(HighI-Z)
S5	LOW	LOW	OFF(Discharge)	OFF(Discharge)

Address	0X6A	0X68	0X66	0X64	0X62	0X60
TOP R (Kohm)	OPEN	3.9	3	2.3	1.3	10
BOT R (Kohm)	10	1.3	2.3	3	3.9	OPEN
Bus_sel Volt (% of VCC)	0%	25%	40%	60%	75%	100%



lenovo联想	LENOVO.CRDN
Title	PWR-1.2VDDQ/VTT/2.5V
Size C	Document Number Skylake-H
Rev	V0.3
Date:	Thursday, May 26, 2016
Sheet	76 of 99



Control Bit Definitions

LP#	C1	C0	VOUT (V)
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1
1	1	1	1.05

lenovo联想 LENOVO.CRDN

Title: PWR 1.0V/VCCEDRAM/EPIO

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 77 of 99





lenovo联想 LENOVO.CRDN

Title: PWR 1.8V/1.2V/12V Boost

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 78 of 99

1.55V GPU Side	
under GPU	Near GPU
24*1uF_0402_X6S	4*10uF_0603_X6S
8*10uF_0603_X6S	9*22uF_0603_X6S

Need one more X63 to fine tune if need 1.5V

1.501V/1.35V:PR3411 6.65K SD03466518J
PR415 45.3K SD03445328J

Vboot=1.55V
DC=±20mV AC=55mV
TDC=32A EDC=58A OCP>70A
Vref=2V
FUVP:Vfb=0.2V
SUVP:Vcomp=3V
OVP:Vfb=2V
Fsw=400KHz
LL: NA

CAD Note: VRAM_VDDQ_ADJ
L = 1.362V
H = 1.55V

VR Remote Sense - Tie to GPU sense points

Vout=1.01V
DC=±3% AC=100mV
TDC=6A EDC=8A OCP≈12A
Vfb=0.6V
UVP: 90% Vfb
OVP: 120% Vfb
Fsw=800KHz

CAD Note: 1.05VG_ILIM
low: OCP=8A
Floating:OCP=12A
Hi:OCP=16A

ADDR 0X62

lenovo联想	LENOVO.CRDN
Title	PWR VRAM/PCIE Power
Size: Custom	Document Number: Skylake-H
Rev: v0.3	
Date: Thursday, May 26, 2016	Sheet 79 of 99



PWM-VID Specification	
	Config
Vmin(V)	0.3
Vmax(V)	1.3
Vboot(V)	0.8
Vstep(mV)	6.25
N(level)	160
Fpwm(KHz)	675
Tdmin(nS)	9.26
T(uS)	<100

Component Value		
R1(KΩ)	PR3466	6.19
R2(KΩ)	PR3467	20.5
R3(KΩ)	PR3542	4.32
R4(KΩ)	PR3547	16.5
R5(KΩ)	PR3468	0.309
C(nF)	PC3542	4.7

lenovo联想 LENOVO.CRDN

Title: PWR VGA_CORE_1

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 80 of 96




GPU_B+
+5VALW
PT1001
PU1001
NCP81382MNTXG_QFN39-31_6X4
PR1001
3.9_0603_5%
PC1006
0.22U_0603_25V7K
PL1001
00.22UH_CMME104T-R22MS0R607_50A_20%
+VGA_CORE
CPU_CSREF 80,81,82
GPU_SWN5 80
PR1004
2.2_0805_5%
PC1011
1000P_0402_50V7K
PTP905
80 GPU_PWM5
80,81,82 GPU_DRON
PT1003
PU1002
PR1008
PC1007
PL1811
PR1011
PC1027
GPU_SWN4 80
PTP906
PT1004
PU1606
PR3538
PC3547
PL1810
PR3531
PC3551
GPU_SWN3 80
PT1005
80 GPU_PWM3
80,81,82 GPU_DRON
LENOVO.CRDN
PWR VGA_CORE3
Skylake-H
Rev v0.3
Thursday, May 26, 2016
82
98
"PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."

Address Pin 10	Slew Rate mV/us	PH	PSYS
80.6K	30	4+1	Y

Vboot ADDR Pin 28	Vboot	Addr
15K	0	00h

Vboota ADDRa Pin 27	VbootA	AddrA
52.3K	1.05	02h



lenovo联想	LENOVO.CRDN	
Title	PWR CPU_CORE1(NCP81203)	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 83 of 99	



CPU TOP side ,near CPU



Back Side caps

CRB

	CPU BACK				CPU TOP	
CRB	220	22	10	1	220	47
	2V	0603	0402	0201	2V	0805
pcs	3	8	28	63	2	4

1,PDG 3*220uF TOP ,no Back; follow CRB/PDG;
2,47uF,22uF follow CRB;
3,Reserve 16pcs 22uF for OC;
4,10uF/1uF double check EE side
5,Total Cap double check with Vendor

lenovo联想 LENOVO.CRDN

Title: PWR CPU_CORE2(NCP81382)

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 84 of 99







1,PDG 1*220uF TOP ,47uF*2; follow CRB/PDG;
2,47uF,22uF follow CRB;
3,1uF double check EE side
4,Total Cap double check with Vendor

VCCSA	CPU BACK				CPU TOP	
CRB	220	47	10	1	220	22
	2V	0805	0402	0201	2V	0603
pcs	0	1	7	3	2	1

lenovo联想 LENOVO.CRDN

Title: PWR CPU_CORE3(NCP81382)

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 85 of 99



lenovo联想	LENOVO.CRDN	
Title	PWR 1V8AON	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 86 of 96	

PWM-VID Specification	
	Config
Vmin(V)	0.3
Vmax(V)	1.3
Vboot(V)	0.8
Vstep(mV)	6.25
N(level)	160
Fpwm(KHz)	675
Tdmin(nS)	9.26
T(uS)	<100

Component Value		
R1(KΩ)	PR3433	6.19
R2(KΩ)	PR3431	20.5
R3(KΩ)	PR3540	4.32
R4(KΩ)	PR3432	16.5
R5(KΩ)	PR3541	0.309
C(nF)	PC1277	4.7

NVVDDS GPU Side	
under GPU	Near GPU
16*1uF_0402_X6S	2*10uF_4.7uF_X6S
4*10uF_0603_X6S	1*47uF_0805_X5R
1*330uF	

Vboot=0.8V
DC=±20mV AC: -10%~+20%
TDC=28A EDC=67A OCP>80A
Vref=2V
FUVP:Vfb=0.2V
SUVP:Vcomp=3V
OVP:Vfb=2V
Fsw=400KHz
LL: NA

+5VALW
PR3442 2_0603_5%
NVVDDS_PVCC 18
PC3509 1U_0402_6.3V6K
PVCC
THERM/GND
21
+3V_GPU
PR3570 0_0402_5%
PR3454 10K_0402_5%
PR3428 10K_0402_1%
63,80 NVVDD_PSI
63 NVVDDS_PSI
PR3436 0_0402_5%
PR3449 10K_0402_1%
NVVDDS_PSI_R 4
PSI
+3V_GPU
68 NVVDDS_PWROK
PR3426 0_0402_5%
PGOOD 13
68,69,79 NVVDDS_PEX_EN
PR3550 0_0402_5%
NVVDDS_EN_R 3
EN
PC3505 0.1U_0402_25V7K
Power on before 1.05v;
Power down before 1.05v
63 NVVDDS_PWM_VID
PR3439 0_0402_5%
NVVDDS_VID_R 5
VID
PC3510 @ 0.1U_0402_10V7K
NVVDDS_VREF 8
VREF
PR3431 20.5K_0402_1% R2
PC3507 0.01U_0402_25V7K
PC3520 @ 470P_0402_25V7K
PR3540 4.32K_0402_1% R3
NVVDDS_REFIN 7
REFIN
PR3541 309_0402_1% R5
PR3432 16.5K_0402_1% R4
NVVDDS_VIDBUF 6
VIDBUF
PR3433 6.19K_0402_1% R1
PC3518 4700P_0402_50V7K
NVVDDS_FS 9
PR3440 39K_0402_1%
FS
PU1604
NCP81278MNTXG_QFN20_3X3
HG1 2 NVVDDS_HG1
BST1 1 NVVDDS_BS1
PR3434 2.2_0603_5%
PC3515 0.22U_0603_25V7K
PH1 20 NVVDDS_TGR1
LG1 19 NVVDDS_LG1
HG2 14 NVVDDS_HG2
BST2 15 NVVDDS_BS2
PR3445 2.2_0603_5%
PC3519 0.22U_0603_25V7K
PH2 16 NVVDDS_TGR2
LG2 17 NVVDDS_LG2
FBRTN 10 NVVDDS_FBRTN
FB 11 NVVDDS_FB
COMP/ILMT 12 NVVDDS_COMP
PC3516 82P_0402_50V8J
PR3446 33.2K_0402_1%
PR3444 23.7K_0402_1%
COMP31_NVS 1
PC3571 2200P_0402_25V7-K
PR3441 124_0402_1%
COMP32_NVS 1
PC3514 1000P_0402_25V7-K
PR3438 10K_0402_1%
PC3506 @ 1000P_0402_25V7-K
PR3579 10K_0402_1%
PU1609
uP1804A
OUT VCC
NC_2 BUS_SEL
NC_1 GND
SCL SDA
PC3182 2.2U_0402_6.3V6K
PR3582 1.3K_0402_1%
PR3581 10K_0402_1%
PR3583 2 0_0402_5% EC_I2C_DATA3 26,32,34,47,79,80,90
PR3580 2 0_0402_5% EC_I2C_CLK3 26,32,34,47,79,80,90
ADDR 0X6A
NVVDDS_B+
PR3552 0.005_1206_LE_1%
B+_GPU_ALL
B+_NVVDDSP 68
B+_NVVDDSN 68
PC3511 EMC_NS@ 2200P_0402_25V7K
PC3520 10U_0805_25V6K
PC3523 10U_0805_25V6K
PC3522 10U_0805_25V6K
PC3521 10U_0805_25V6K
PQ1411
CSD87350Q5D
VIN1 GND
TG VSW3
TGR VSW2
BG VSW1
PL1808 0.22UH_PCMC065T-R22MN_30A_20%
NVVDDS_PH1
PR3447 4.7_0805_5% EMC_NS@
2N5 SIGDVN
PC3508 1000P_0402_50V9-J EMC_NS@
+NVVDDS
PC2268 330U_D2_2.5VY_R6M
PC1799 330U_D2_2.5VY_R6M
PC1800 330U_D2_2.5VY_R6M
PC1801 330U_D2_2.5VY_R6M
PC3504 330U_D2_2.5VY_R6M
PC3505 330U_D2_2.5VY_R6M
PC3512 EMC_NS@ 2200P_0402_25V7K
PC3524 10U_0805_25V6K
PC3525 10U_0805_25V6K
PC3527 10U_0805_25V6K
PC3526 10U_0805_25V6K
PQ1412
PL1809 0.22UH_PCMC065T-R22MN_30A_20%
PR3443 4.7_0805_5% EMC_NS@
PC3513 1000P_0402_50V9-J EMC_NS@
PR3448 100_0402_1%
PR3436 0_0402_5%
VSSSENSE_NVVDDS 55
VR Remote Sense - Tie to GPU sense points
PR3437 0_0402_5%
VCCSENSE_NVVDDS 55
PR3435 100_0402_1%
+NVVDDS
PC1802 4.7U_0603_6.3V6K
PC1803 4.7U_0603_6.3V6K
PC1804 4.7U_0603_6.3V6K
PC1805 4.7U_0603_6.3V6K
PC1806 4.7U_0603_6.3V6K
PC1807 4.7U_0603_6.3V6K
PC1808 4.7U_0603_6.3V6K
PC1809 4.7U_0603_6.3V6K
PC1810 4.7U_0603_6.3V6K
PC1811 4.7U_0603_6.3V6K
Under GPU
PC1812 0.1U_0402_25V7K
PC1813 0.1U_0402_25V7K
PC1814 0.1U_0402_25V7K
PC1815 0.1U_0402_25V7K
PC3568 47U_0805_6.3V6-M
PC3569 47U_0805_6.3V6-M
PC2264 4.7U_0805_25V6K
PC1417 4.7U_0805_25V6K
PC1418 4.7U_0805_25V6K
PC1419 4.7U_0805_25V6K
PC1420 4.7U_0805_25V6K
Near GPU

lenovo联想 LENOVO.CRDN
Title: PWR VGA_NVVDDS
Size: Custom | Document Number: Skylake-H | Rev: V0.3
Date: Thursday, May 26, 2016 | Sheet 87 of 96

lenovo联想 LENOVO.CRDN

Title: PWR CPU_CORE6(NCP81382)

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 88 of 99





LENOVO.CRDN

Title: PWR VCCIO

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 89 of 99



lenovo联想	LENOVO.CRDN	
Title	Power switch1	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 90 of 99	



lenovo联想 LENOVO.CRDN

Title	Power switch2	
Size C	Document Number Skylake-H	Rev V0.3
Date: Thursday, May 26, 2016	Sheet 91 of 99	









lenovo联想	LENOVO.CRDN	
Title: KB/TP/RTC		
Size: C	Document Number: Skylake-H	Rev: V0.3
Date: Thursday, May 26, 2016	Sheet 92 of 99	



lenovo联想 LENOVO.CRDN

Title: Power Block

Size: C | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 93 of 99



SSD

WLAN





lenovo联想 LENOVO.CRDN

Title: ME

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 94 of 99

lenovo联想 LENOVO.CRDN

Title: ME

Size: C | Document Number: Skylake-H | Rev: V0.3

Date: Thursday, May 26, 2016 | Sheet 95 of 99

Power On Sequence

G3-->S5/S4-->S0(Non-Deep Sx platform)



lenovo 联想	LENOVO.CRDN
File	POWER ON SEQUENCE
Size: Custom	Document Number: Skylake-H
Rev	V0.3
Date: Thursday, May 26, 2016	Sheet 96 of 99

lenovo联想 LENOVO.CRDN

Title

RESERVE

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 97 of 99

Flexible I/O

HSIO PORTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
CONFIGER	USB3.0 PORT1		USB3.0 PORT3			USB3.0 PORT6	PCIE PORT1(1X4)					PCIE PORT6	PCIE PORT7	PCIE PORT8	PCIE PORT9(1X4)				PCIE PORT13(1X4)				SATA PORT6			
DEVICE	JUSB3(IO)		JUSB2			JUSB4(IO)	U2005(Intel AR DP）					Card Reader	WLAN	LAN	PCIE SSD2				PCIE SSD1				HDD			

SMBus Table

Master EC	Slave Device
EC_SMB_CLK0 EC_SMB_DAT0	*PU201* CHARGER 0x 0001 001x *JBAT1* BATTERY 0x 16 *U2007* TPS65982 0x
EC_SMB_CLK1 EC_SMB_DAT1	*U2* PCH *U25* Thermal Sensor 0x 1001 101x *G2* dGPU 0x 9E *JMXM1* MXM 0x 9C
EC_I2C_CLK3 EC_I2C_DATA3	*U19* LC *PU1255* TPS22993 0x 1110 010x *PU1256* TPS22993 0x 1110 000x *PU1306* OZ7520 0x 2E *U2019* PI3HDX1204BZHE 0XC2 *U2015* PI3DPX1203ZHE 0XF2
EC_I2C_CLK5 EC_I2C_DATA5	*U23* IR sensor 0x 1000 000x *U24* IR sensor TMP006 0x 1000 001x *U27* IR sensor 0x 1000 100x *U5002(reserve)* RGB sensor CS5032 0x 1C *U8 (reserve)* AMP TAS5766 0x 1001 100x

Master PCH	Slave Device
PCH_SMB_CLK PCH_SMB_DAT	*JDIMM1* SO-DIMM 0x 1010 000x *JDIMM2* SO-DIMM 0x 1010 001x *JDIMM3* SO-DIMM 0x 1010 010x *JDIMM4* SO-DIMM 0x 1010 011x *JTP1* Touch Pad 0x 2C *PU402* uP1804A 0x 62 XDP
EC_SMB_CLK1 EC_SMB_DAT1	*U5* EC

I2C Table

Master PCH	Slave Device
PCH_I2C_CLK0 PCH_I2C_DATA0	*U8* AMP TAS5766 0x 1001 100x
PCH_I2C_CLK1 PCH_I2C_DATA1	*U19* LC
PCH_I2C_CLK1 PCH_I2C_DATA1	*U5* EC

Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	OCx #
Port 1	USB3 1 Capable of OTG	USB3.0	JUSB3(IO)	
Port 2	USB2 3 / SSIC 1	NC		
Port 3	USB3 3 / SSIC 2	USB3.0	JUSB2	USB_OC1_N
Port 4	USB3 4	NC		
Port 5	USB3 5	NC		
Port 6	USB3 6	USB3.0	JUSB4(IO)	

Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	GEN
Port 7	USB3_7 / PCIE 1	AR (L0)	U2005 (Intel AR DP）	
Port 8	USB3_8 / PCIE 2	AR (L1)		
Port 9	USB3_9 / PCIE 3	AR (L2)		
Port 10	USB3_10 / PCIE 4	AR (L3)		
Port 11	PCIE 5	NC		
Port 12	PCIE 6	Card Reader	U3001	PCIE 1x Gen2
Port 13	PCIE 7	WLAN	JWLAN1	PCIE 1x Gen2
Port 14	PCIE 8	LAN	U6	PCIE1x Gen1

Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	GEN
Port 15	SATA 0A / PCIE 9	M.2 SSD2 (L0) / SATA0	JSSD2	PCIE 4x Gen 3 /SATA Gen 3
Port 16	SATA 1A / PCIE 10	M.2 SSD2 (L1)		
Port 17	/ PCIE 11	M.2 SSD2 (L2)		
Port 18	/ PCIE 12	M.2 SSD2 (L3)		
Port 19	SATA 0B / PCIE 13	M.2 SSD12(L0)	JSSD1	PCIE 4 x Gen 3
Port 20	SATA 1B / PCIE 14	M.2 SSD1 (L1)		
Port 21	SATA 2 / PCIE 15	M.2 SSD1 (L2)		
Port 22	SATA 3 / PCIE 16	M.2 SSD1 (L3)		
Port 23	SATA 4 / PCIE 17	SATA HDD	U14	SATA Gen 3
Port 24	SATA 5 / PCIE 18	NC		
Port 25	SATA6 / PCIE 19	NC		
Port 26	SATA7 / PCIE 20	NC		

USB2.0 Configuration		
USB2 #	Assignment	OCx #
USB2 1	JUSB3(IO DB)	USB_OC0_N
USB2 2	JUSB2	USB_OC1_N
USB2 3	HD camera	
USB2 4	KB	
USB2 5	BT	
USB2 6	JUSB4(IO DB)	USB_OC3_N
USB2 7	NC	
USB2 8	NC	
USB2 9	Finger print	
USB2 10	NC	
USB2 11	NC	
USB2 12	NC	
USB2 13	NC	
USB2 14	NC	

BOM Structure Table

BTO Item	BOM Structure
Unpop	@
CPU Option	H44e@, H42@
GPU Option	SLI@
Connector	ME@

BOARD ID Table

lenovo联想 LENOVO.CRDN

Title: CONFIGERATION

Size: Custom | Document Number: Skylake-H | Rev V0.3

Date: Thursday, May 26, 2016 | Sheet 98 of 99

lenovo联想 LENOVO.CRDN

Title

RESERVE

Size	Document Number	Rev
C	Skylake-H	V0.3

Date: Thursday, May 26, 2016 Sheet 99 of 99