

Compal Confidential

Model Name : QILE1 & QILE2
File Name : LA-8131P, LA-8133P
BOM P/N:

QILE1:
4319GG39L01 : SMT MB A8131 QILE1 DIS-N13P
4319GG39L02 : SMT MB A8131 QILE1 DIS GPU-N13M
4319GG39L03 : SMT MB A8131 QILE1 UMA

QILE2:
4319GJ39L01 : SMT MB A8133 QILE2 DIS-N13P
4319GJ39L02 : SMT MB A8133 QILE2 DIS GPU-N13M
4319GJ39L03 : SMT MB A8133 QILE2 UMA

Compal Confidential


M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH
GPU nVIDIA N13M-GE1 / N13P-GL

2012-01-11

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8133P
				Date Friday, January 13, 2012	Rev 1.0
				Sheet 1	of 58



Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS	+3VM +1.05VM
S0		○	○	○	○	○ M3 Supported
S3		○	○	○	✗	○ M3 Supported
S5 S4/AC		○	○	✗	✗	○ M3 Supported
S5 S4/ Battery only		✗	✗	✗	✗	
S5 S4/AC & Battery don't exist		✗	✗	✗	✗	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	
7	

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor Fintek F75303M	1001 101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	
		1	USB 3.0 Port (Left Side)
	UHCI1	2	USB 3.0 Port (Left Side)
		3	USB 3.0 Port (Left Side)
	UHCI2	4	
		5	Camera
EHCI2	UHCI3	6	
		7	
	UHCI4	8	
		9	USB Port (Right Side)
	UHCI5	10	Mini Card(WLAN/BT)
		11	FPR
	UHCI6	12	Mini Card(WWAN)
		13	Blue Tooth


BOM Structure Table

BTO Item	BOM Structure
Connector	CONN@
45 LEVEL	45@
Unpop	@
nVidia	DIS@
INTEL DD3 M3	M3@
SIM Card Slot	3G@
Intel UMA	UMA@
VRAM Option	X76@
Intel SBA	SBA@
Intel AOAC	AOAC@
TPM	TPM@
GPU N13M	N13M@
GPU N13P	N13MP

SMBUS Control Table

	SOURCE	VGA	BATT	KE9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Friday, January 13, 2012
				Sheet	3 of 58
				Rev	1.0






PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

PEG Static Lane Reversal - CFG2 is for the 16x


CFG2	★ 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PROCESSOR(27) PM.XDP.CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8133P
				Date:	Friday, January 13, 2012
				Sheet	5 of 58




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Customer	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	
Date: Friday, January 13, 2012				Sheet	6 of 58




CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	<p>* 1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>0: Lane Reversed</p>




Display Port Presence Strap	
CFG4	<p>* 1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>



PCIe Port Bifurcation Straps	
CFG[6:5]	<p>* 11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</p>



PEG DEFER TRAINING	
CFG7	<p>1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>




IVY Bridge drives VCCIO_SEL low
VCCP_PWRCTRL:0

Sandy Bridge is NC for A19
VCCP_PWRCTRL:1


Vaxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed


M3 Support





from 1PCS 2N7002 dual channel change to BSS138 2pCS



+1.5V_CPU_VDDQ Source



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	Rev 1.0
Date:	Friday, January 13, 2012	Sheet	9 of 58		






All VREF traces should have 10 mil trace width


<Address: 00>
DIMM_A Reserve H:4.0mm

- DDR_A_DQS#0[0..7] (6)
- DDR_A_DQS#0[0..7] (6)
- DDR_A_D[0..63] (6)
- DDR_A_MA[0..15] (6)

Layout Note:
Place near
JDIMM1



Layout Note:
Place near
JDIMM1.203,204



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	DDR3 DIMMA	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Friday, January 13, 2012	Sheet	11	of	58



The top diagram shows a circuit with a 3300pF capacitor and a 100pF capacitor connected in parallel. The total capacitance is 3400pF. The bottom diagram shows a circuit with a 3300pF capacitor and a 100pF capacitor connected in series. The total capacitance is 3399.9pF.

40.75V S

1u 40V2 6.3V06K

C2356

1u 40V2 6.3V06K

C2357

1u 40V2 6.3V06K

C2358


1u 40V2 6.3V06K


C2359

1u 40V2 6.3V06K






C2360

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	DDRIII DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	
				LA-8133P	
				Date:	Friday, January 13, 2012
				Sheet	12 of 58






Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (2/8) PCIE, SMBUS, CLK	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Custom	
				Document Number	LA-8133P
				Date:	Friday, January 13, 2012
				Sheet	14 of 58





















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PCH (3/8) DMI,FDI,PM,
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-8133P
				Date	Friday, January 13, 2012
				Sheet	15 of 58
				Rev	1.0



GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable



For Edge code setting

PCH_GPIO69	PCH_GPIO38	PCH_GPIO67	Function
0	0	0	Optimus
0	0	1	Reserved
0	1	0	DIS
0	1	1	UMA





U3H		
H5	VSS[0]	
AA17	VSS[1]	VSS[80] AK38
AA2	VSS[2]	VSS[81] AK4
AA3	VSS[3]	VSS[82] AK42
AA33	VSS[4]	VSS[83] AK6
AA34	VSS[5]	VSS[84] AK9
AB11	VSS[6]	VSS[85] AL16
AB14	VSS[7]	VSS[86] AL17
AB30	VSS[8]	VSS[87] AL2
AB4	VSS[9]	VSS[88] AL21
AB43	VSS[10]	VSS[89] AL23
AB5	VSS[11]	VSS[90] AL26
AB7	VSS[12]	VSS[91] AL27
AC19	VSS[13]	VSS[92] AL31
AC2	VSS[14]	VSS[93] AL33
AC21	VSS[15]	VSS[94] AL34
AC24	VSS[16]	VSS[95] AL48
AC33	VSS[17]	VSS[96] AM11
AC34	VSS[18]	VSS[97] AM14
AC48	VSS[19]	VSS[98] AM36
AD10	VSS[20]	VSS[99] AM39
AD12	VSS[21]	VSS[100] AM43
AD13	VSS[22]	VSS[101] AM45
AD19	VSS[23]	VSS[102] AM6
AD24	VSS[24]	VSS[103] AM7
AD26	VSS[25]	VSS[104] AN2
AD27	VSS[26]	VSS[105] AN29
AD34	VSS[27]	VSS[106] AN31
AD36	VSS[28]	VSS[107] AP12
AD37	VSS[29]	VSS[108] AP19
AD38	VSS[30]	VSS[109] AP28
AD39	VSS[31]	VSS[110] AP30
AD4	VSS[32]	VSS[111] AP32
AD40	VSS[33]	VSS[112] AP36
AD42	VSS[34]	VSS[113] AP4
AD43	VSS[35]	VSS[114] AP42
AD45	VSS[36]	VSS[115] AP46
AD46	VSS[37]	VSS[116] AP8
AD8	VSS[38]	VSS[117] AR2
AE2	VSS[39]	VSS[118] AR48
AE3	VSS[40]	VSS[119] AT11
AE33	VSS[41]	VSS[120] AT13
AE10	VSS[42]	VSS[121] AT18
AE12	VSS[43]	VSS[122] AT22
AE14	VSS[44]	VSS[123] AT26
AE16	VSS[45]	VSS[124] AT28
AE19	VSS[46]	VSS[125] AT30
AE24	VSS[47]	VSS[126] AT32
AE26	VSS[48]	VSS[127] AT34
AE27	VSS[49]	VSS[128] AT39
AE29	VSS[50]	VSS[129] AT42
AE31	VSS[51]	VSS[130] AT46
AE33	VSS[52]	VSS[131] AT7
AE38	VSS[53]	VSS[132] AU24
AE4	VSS[54]	VSS[133] AU30
AE42	VSS[55]	VSS[134] AV16
AE46	VSS[56]	VSS[135] AV20
AE5	VSS[57]	VSS[136] AV24
AE7	VSS[58]	VSS[137] AV30
AE8	VSS[59]	VSS[138] AV38
AG19	VSS[60]	VSS[139] AV4
AG2	VSS[61]	VSS[140] AV43
AG31	VSS[62]	VSS[141] AW14
AG48	VSS[63]	VSS[142] AW18
AH11	VSS[64]	VSS[143] AW2
AH3	VSS[65]	VSS[144] AW22
AH36	VSS[66]	VSS[145] AW26
AH39	VSS[67]	VSS[146] AW28
AH40	VSS[68]	VSS[147] AW32
AH42	VSS[69]	VSS[148] AW34
AH46	VSS[70]	VSS[149] AW36
AH7	VSS[71]	VSS[150] AW40
AJ19	VSS[72]	VSS[151] AW46
AJ21	VSS[73]	VSS[152] AV11
AJ24	VSS[74]	VSS[153] AY12
AJ33	VSS[75]	VSS[154] AY22
AJ34	VSS[76]	VSS[155] AY28
AJ37	VSS[77]	VSS[156]
AK12	VSS[78]	VSS[157]
AK	VSS[79]	VSS[158]

PANTHER-POINT_FCBGA989


U3I		
AY4	VSS[159]	
AY42	VSS[160]	VSS[259] H46
AY46	VSS[161]	VSS[260] K18
AY8	VSS[162]	VSS[261] K26
B11	VSS[163]	VSS[262] K30
B15	VSS[164]	VSS[263] K46
B19	VSS[165]	VSS[264] K7
B23	VSS[166]	VSS[265] L18
B27	VSS[167]	VSS[266] L2
B31	VSS[168]	VSS[267] L20
B35	VSS[169]	VSS[268] L26
B39	VSS[170]	VSS[269] L28
B7	VSS[171]	VSS[270] L36
F45	VSS[172]	VSS[271] L46
BB12	VSS[173]	VSS[272] M12
BB16	VSS[174]	VSS[273] P16
BB20	VSS[175]	VSS[274] M18
BB22	VSS[176]	VSS[275] M22
BB28	VSS[177]	VSS[276] M24
BB30	VSS[178]	VSS[277] M30
BB38	VSS[179]	VSS[278] M32
BB4	VSS[180]	VSS[279] M34
BB46	VSS[181]	VSS[280] M38
BC14	VSS[182]	VSS[281] M4
BC18	VSS[183]	VSS[282] M42
BC2	VSS[184]	VSS[283] M46
BC22	VSS[185]	VSS[284] M8
BC26	VSS[186]	VSS[285] N18
BC32	VSS[187]	VSS[286] P30
BC34	VSS[188]	VSS[287] N47
BC40	VSS[189]	VSS[288] P11
BC42	VSS[190]	VSS[289] P18
BC48	VSS[191]	VSS[290] T33
BD5	VSS[192]	VSS[291] P40
BE22	VSS[193]	VSS[292] P43
BE40	VSS[194]	VSS[293] P47
BE46	VSS[195]	VSS[294] P7
BF10	VSS[196]	VSS[295] R2
BF12	VSS[197]	VSS[296] R48
BF16	VSS[198]	VSS[297] T12
BF20	VSS[199]	VSS[298] T31
BF22	VSS[200]	VSS[299] T37
BF24	VSS[201]	VSS[300] T4
BF26	VSS[202]	VSS[301] W34
BF28	VSS[203]	VSS[302] T46
BF30	VSS[204]	VSS[303] T47
BF38	VSS[205]	VSS[304] T8
BF40	VSS[206]	VSS[305] V11
BG3	VSS[207]	VSS[306] V17
BG33	VSS[208]	VSS[307] V26
BG44	VSS[209]	VSS[308] V27
BH11	VSS[210]	VSS[309] V29
BH15	VSS[211]	VSS[310] V31
BH17	VSS[212]	VSS[311] V36
BH19	VSS[213]	VSS[312] V39
BH27	VSS[214]	VSS[313] V43
BH31	VSS[215]	VSS[314] V7
BH33	VSS[216]	VSS[315] W17
BH35	VSS[217]	VSS[316] W19
BH39	VSS[218]	VSS[317] W2
BH7	VSS[219]	VSS[318] W27
D3	VSS[220]	VSS[319] W48
D12	VSS[221]	VSS[320] Y38
D16	VSS[222]	VSS[321] Y4
D18	VSS[223]	VSS[322] Y42
D22	VSS[224]	VSS[323] Y46
D24	VSS[225]	VSS[324] Y8
D26	VSS[226]	VSS[325] BG29
D30	VSS[227]	VSS[326] N24
D32	VSS[228]	VSS[327] A33
D34	VSS[229]	VSS[328] AD47
D38	VSS[230]	VSS[329] B43
D42	VSS[231]	VSS[330] BE10
D46	VSS[232]	VSS[331] BG41
D48	VSS[233]	VSS[332] G14
D52	VSS[234]	VSS[333] H16
D54	VSS[235]	VSS[334] T36
D58	VSS[236]	VSS[335] BG22
D62	VSS[237]	VSS[336] BG28
D66	VSS[238]	VSS[337] C27
D70	VSS[239]	VSS[338] AP13
D74	VSS[240]	VSS[339] M14
D78	VSS[241]	VSS[340] AP3
D82	VSS[242]	VSS[341] AP1
D86	VSS[243]	VSS[342] BE16
D90	VSS[244]	VSS[343] BC16
D94	VSS[245]	VSS[344] BG28
D98	VSS[246]	VSS[345] BJ28
E46	VSS[247]	VSS[346]
G18	VSS[248]	VSS[347]
G20	VSS[249]	VSS[348]
G22	VSS[250]	VSS[349]
G24	VSS[251]	VSS[350]
G26	VSS[252]	VSS[351]
G28	VSS[253]	VSS[352]
G30	VSS[254]	
G32	VSS[255]	
G34	VSS[256]	
G36	VSS[257]	
G38	VSS[258]	

PANTHER-POINT_FCBGA989



NV Recommended Power On Sequencing Order

X=A and B
Y=C,D,E and F



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	Rev 1.0
Date	Friday, January 13, 2012	Sheet	25	of	58



	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#











Figure 1: Schematic representation of the FBA model. The figure shows six horizontal bars representing the FBA model components. Each bar is divided into two segments: a blue segment on the left and a red segment on the right. The red segment contains a white arrow pointing to the right. To the right of each bar is a label indicating the component and its range: FBA_MA[15..0] (26,28), FBA_BA[2..0] (26,28), FBA_D[0..63] (26,28), FBA_DQM[7..0] (26,28), FBA_DQS[7..0] (26,28), and FBA_DQSE[7..0] (26,28).



	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#





Memory Partition A - Upper 32 bits



Mode D - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FbX_CMD0	CS0#_L	
FbX_CMD1		
FbX_CMD2	ODT_L	
FbX_CMD3	CKE_L	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE#	WE#
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16		CS0#_H
FbX_CMD17		
FbX_CMD18		ODT_H
FbX_CMD19		CKE_H
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#


Memory Partition C - Lower 32 bits






Mode D - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Memory Partition C - Upper 32 bits





GPU	FB Memory gDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13P-GL	Samsung 900MHz	K4W1G1646G-BC11	PD 10K	PD 15K	PD 20K	PU 45K	PD 45K	PU 10K	NC	NC
		64Mx16						PU 45K(ES)		
	Hynix 900MHz	H5TQ1G63DFR-11C	PD 10K	PD 15K	PD 15K	PU 45K	PD 45K	PU 10K	NC	NC
		64Mx16						PU 45K(ES)		
	Samsung 900MHz	K4W2G1646C-HC11	PD 10K	PD 15K	PD 45K	PU 45K	PD 45K	PU 10K	NC	NC
		128Mx16						PU 45K(ES)		
	Hynix 900MHz	H5TQ2G63BFR-11C	PD 10K	PD 15K	PD 35K	PU 45K	PD 45K	PU 10K	NC	NC
		128Mx16						PU 45K(ES)		

GPU	FB Memory gDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1	Samsung 900MHz	K4W1G1646G-BC11	PD 30K	PU 5K	PD 20K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
		64Mx16								
	Hynix 900MHz	H5TQ1G63DFR-11C	PD 30K	PU 5K	PD 15K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
		64Mx16								
	Samsung 900MHz	K4W2G1646C-HC11	PD 30K	PU 5K	PD 45K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
		128Mx16								
	Hynix 900MHz	H5TQ2G63BFR-11C	PD 30K	PU 5K	PD 35K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
		128Mx16								

9/27
from 15K to 5K

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

FB_0_BAR_SIZE	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

USER Straps	
User[3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)




PCIE_MAX_SPEED	
0	Limit to PCIe Gen1
1	PCIe Gen 2/3 Capable

XCLK_417	
0	277MHz (Default)
1	Reserved


VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

LCD POWER CIRCUIT




A LOGO RED LIGHT
CMOS




LCD/LED PANEL Conn.

PN:SP01000XE00


Place closed to JLVDS1







CMOS Camera Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	LVDs Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8133P	Rev 1.0
				Date	Friday, January 13, 2012
				Sheet	32 of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8133P
				Date	Friday, January 13, 2012
				Sheet	33 of 58
				Rev	1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	Rev 1.0
Date	Friday, January 13, 2012	Sheet	34	of	58

An integrated 5 V to 3.3 V Low-dropout voltage regulator (LDO).

An integrated 3.3 V to 1.8V Low-dropout voltage regulator (LDO).




To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 & VDD_IO pins must be powered by a rail that is not removed unless AC power is removed.
*DSH page42 has more detail.





Internal SPEAKER


10K only needed if supply to VAUX_3.3 is removed during system re-start.



Decoupling CAP





Sense resistors must be connected same power that is used for VAUX_3.3



Internal Speaker

SP02000N010
SP02000SM10



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	HD Audio Codec CX20671	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D. REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8133P	1.0
				Date:	Friday, January 13, 2012	Sheet








D





Date: Friday, January 13, 2012 Sheet 36 of 58

USB 3.0 Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	Rev 1.0
Date:	Friday, January 13, 2012	Sheet	37	of	58

Mini-Express Card for WLAN/WiMAX(Half)

Mini-Express Card(WLAN/WiMAX)


PN:SP07000JP00



Mini Card Power Rating

Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	Normal
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

BT Connector





Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


LPC_FRAME#_R	R2449	2	0.0402_5%	LPC_FRAME#	(13,40,41)	
LPC_AD3_R	R2455	1	2	0.0402_5%	LPC_AD3	(13,40,41)
LPC_AD2_R	R2456	1	2	0.0402_5%	LPC_AD2	(13,40,41)
LPC_AD1_R	R2457	1	2	0.0402_5%	LPC_AD1	(13,40,41)
LPC_AD0_R	R2458	1	2	0.0402_5%	LPC_AD0	(13,40,41)
PLT_RST#_R	R2459	1	2	0.0402_5%	PLT_RST#	(13,40,41)
CLK_PCI_DB_R	R2428	1	2	0.0402_5%	CLK_PCI_DB	(17,40)

Mini-Express Card for WWAN/mSATA(Full)

PN:SP07000JP00





PN:SP07000LM00




Security Classification	Compal Secret Data	Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
WLAN and WWAN/mSATA		Rev 1.0	
LA-8133P		Date: Friday, January 13, 2012	

INT_KBD Conn.




CONN PIN define need double check



Reserve for ESD.

M1(Left BUTTON)
M2(Center BUTTON)
M3(Right BUTTON)



PN:SP01000YH00



CONN@



Click pad

PN:SP01001AL00




Track point

PN:SP01001CH00




PN: SCA00000U10 X 2

Fintek thermal sensor placed near by TOP DDR3




2nd source
SA000029210-->EMC1403-2-AIZL-TR


Close U2407



BOTTOM DDR3




TOP CPU_CORE



REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"


FAN CONN.



PN:SP02000U900


Audio Board

PN:SP011108040




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	
				Date	Friday, January 13, 2012
				Sheet	39 of 58


Power Button




Power Button CONN.




Finger Print Board




TPM




Debug Conn.



RJ45 Board




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR Button/Power OK/RJ45
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8133P
				Date	Friday, January 13, 2012
				Sheet	40 of 58
				Rev	1.0




Security Classification	Compal Secret Data			Compal Electronics, Inc. EC ENE-KB9012		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT. IT IS EXPRESSLY AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8133P	1.0
				Date:	Friday, January 13, 2012	Sheet 41 of 58


+5VALW TO +5VS



+3VALW TO +3VS





+1.5V to +1.5VS





+3VALW TO +3VALW(PCH AUX Power)

Short J2301 for PCH VCCSUS3.3




FOR SBA Function POWER(always mount)



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	DC Interface	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8133P	
Date: Friday, January 13, 2012		Sheet 42 of 58			

Screw Hole & FD



RTC

RTCRST

EC_111 pin

EC_ON

MAINPWON

+5VALW

+3VALW/VCCDSW

ON/OFF#

EC_RSMRST#

PBTN_OUT#

SLP_S5#

SLP_S4#

SYSON

SYSON

PCH_SLPA#

M_PWR_ON

+3VM

+1.05VM

PCH_APWROK

SLP_S3#

SUSP#

+1.5V_CPU_VDDQ

+1.8VS

+5VS

+3VS

+1.5VS

+0.75VS

+V1.05VS (VCCP)

+VCCSA

SA_PGOOD

VR_ON

PCH_POK

PCH_CLKOUT

DRAMPWROK

H_CPUPWRGD

CPU_VID

CPU_CORE


VGATE

SYS_PWROK

BUF_PLT_RST#

SPI

DMI






Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Date	Friday, January 13, 2012
				Sheet	43 of 58

Compal Electronics, Inc.

Screw Hole


LA-8133P






**For KB930 --> Keep PU201 circuit
($V_{th} = 1.25V$)**

**For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206
PH201, PR205, PR211, PQ201, PR208, PR212**




2011_0808
PR227,PQ206
change place

```
2011_1005
PH201 form SL200000V00
100K +-1% NCP15WF104F03RC 0402
change to SL200000U00
100K +-1% TSM0B104F4251RZ 0402
```




2011_1005 PQ105 change
form SB000006800(2N7002W T/R7 1N SOT-323)
to SB000009Q80(2N7002KW 1N SOT323-3)

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8133P
					Rev 0.4
Date:				Friday, January 13, 2012	Sheet 45 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/07/12	Deciphered Date	2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

```
+3.3VALWP OCP(min)=5.81A
+5VALWP OCP(min)=8.44A
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR +1.05VS_VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 0.4
				Date	Friday, January 13, 2012
				Sheet	50 of 58



```
2011_1119
Change PC901,PC905 to 0.033u (SE076333K80)
from 0.033u (SE076333KN0)
```

2011_0829
PC909
change pa


```

2011_1007 for function test
1. modify PR903 form 1.21K to 8.2K,
2. PC905 form 4700p to 33n,
3. PC901 form 680p to 33n,
4. PR904 form 10.7K to 806,
5. PC907 form 330p to 560p
6. PC909 form 3300p to 1500p
7. PC904 form 330p to 820p
8. PR911 form 63.4K to 66.5K
9. PR942 form 4.32K to 6.04K
10. PC927 form 3300p to 2200p
11. PC934 330p to 820p

```




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> PWR-CPU_CORE1		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8133P	0.4
				Date:	Friday, January 13, 2012	Sheet 52 of 58




QC 45W CPU
VID1=0.9V
IccMax=94A
Icc_Dyn=66A
Icc_TDC=52A
R_LL=1.9m ohm
OCP-110A

DC 35W CPU
VID1=1.05V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=36A
R_LL=1.9m ohm
OCP-65A



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8133P	0.4
				Date: Friday, January 13, 2012	Sheet 53 of 58

2011_0923 JUMP form 43X79 change to 43X79



1.05VMP max current=1A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/07/12	Deciphered Date	2012/07/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8133P	0.4
Date:		Friday, January 13, 2012		Sheet	55 of 58

5		4		3		2		1	
D									
C									
B									
A									
								</	

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Version Change List (P.I.R. List)

Phase	Date	No.	BOM	Sch	Layout	Description	function																																										
	2011/09/13	No1			V	Add C2325,C2326,C2327,C2328,C2329,R2319,R2324,Q2312	Add SBA function (+3VM) power																																										
	2011/09/15	No2			V	Del Q2305	Del SYSYON#																																										
	2011/09/15	No3			V	Add EC pin 119(M_PWR_ON) for SBA function	Add SBA function																																										
	2011/09/15	No4			V	Add EC pin 120(PCH_SLP#) from PCH to EC for SBA function	Add SBA function																																										
	2011/09/15	No5			V	Add EC pin72 (Muxless_STAT) for GPU STAT	Add Muxless_STAT function																																										
	2011/09/15	No6			V	Del PR310, PR311, PR312, PR313, net name:"H_PROCHOT#", +3VALW.	PWR-CHARGER-BQ24727																																										
	2011/09/15	No7	V			mount PC832																																											
	2011/09/15	No8		V	V	Add R2482,Q2404,C2509,R2481,R2485,Q2400,R2483,C2501	AOAC Function																																										
	2011/09/15	No9		V	V	change net name BT_OFF# to BT_ON# and change PCH EN GPIO from GPIO34 to GPIO36 R280 from @ to mount,R282 from mount to @	BT Function																																										
	2011/09/15	No10		V	V	change net name(Mini-Express) from BT_OFF# to WLBT_OFF# PCH EN GPIO change to GPIO34	BT Function																																										
	2011/09/19	No11		V	V	change +3VS_WLAN net name to +3VS_AOAC change +3VS_WWAN net name to +3VS_AOAC	AOAC Function																																										
	2011/09/19	No12		V	V	Del R1010 for LVDS CONN plug high voltage	LVDS CONN																																										
	2011/09/19	No13		V	V	R1102,R1104,R1105 from @ to mount fix MIC(ECR97236)issue	MIC function																																										
	2011/09/19	No14		V	V	Add R2470 for 80 port function	80 port function																																										
	2011/09/19	No15		V	V	Del R2476 Add Q2405	BT Function																																										
	2011/09/20	No16		V	V	Add power schematic 9/15 again modify RF PC423, PC425, PC519, PC620, PC717, PC873, PC874, PC424, PC518 PC1017, PC1018, PC1019, PC422, PC516, PC517 modify POWER在VGA的PWM IC 加的零件PR869, PR870																																											
	2011/09/22	No17		V	V	Add U10,C589,C645 for TPM function	TPM function																																										
	2011/09/22	No18		V	V	Add R110,R112 for SPI POWER choose(SBA function)																																											
	2011/09/23	No19		V	V	modify power page 44-57(PJ1201 JUMP form 43X79 change to 43X79)																																											
	2011/09/26	No20		V	V	change CPU footprint from TYCO_2013620-2_989P-T to TYCO_2013620-2_989P-T-A39 change PCH footprint from PANTHER-POINT_FCBGA_989P-T to PANTHER-POINT_FCBGA_989P-T-A39 change GPU footprint N13P-PES-A1_FCBGA_908P to N13P-PES-A1_FCBGA_908P-A39 change VRAM footprint K4W1G1646E-HC12_FBGA_96P to K4W1G1646E-HC12_FBGA_96P-A39																																											
	2011/09/26	No21		V	V	change PCH_GPIO24(R288) pull up to +3V_PCH																																											
	2011/09/26	No22		V		change P18 (R311,R330,R286,R329) for UMA and Optimus memon																																											
	2011/09/26	No23		V		change net name PCH_THRMTRIP#_R to VGA_THRMTRIP#																																											
	2011/09/26	No24		V	V	PQ702 change to TPC8065,Del PR705 PQ1001,PQ1002,PQ1005 change to T0C8065,Del PR1001,PR1002,PR1007																																											
	2011/09/26	No25		V	V	p43 change Q2304 dual channel 2n7002 to single channel Q2304,Q2305(Q2305 @) p43 change Q2306 dual channel 2n7002 to single channel Q2306,Q2311(Q2311 @)																																											
	2011/09/27	No27	V			modify EC Board ID R2213 to 18K																																											
	2011/09/27	No28		V	V	net name CX_GPIO0 connect to U1101 pin 38																																											
	2011/09/27	No29		V	V	Add C2152,C2153,D2113 for ESD																																											
	2011/09/27	No30		V	V	change NVIDIA N13M ROM_SCLK from 15K PU to 5K PU																																											
	2011/09/27	No31		V	V	change ESD part D2401,D2403,D2405 power from +5VALW to +USB VCCA																																											
	2011/09/27	No32		V	V	Add C2108 for GPU_CLKREQA																																											
	2011/09/27	No33				Add Q2406 , modify R2401,Change PCH_GPIO19 to ODD_DET#,for zero power ODD																																											
	2011/09/27	No34				change WLBT_OFF# to PCH_GPIO34																																											
	2011/09/27	No35				change PCH_GPIO34 to WLBT_OFF#(mini card pin5)																																											
	2011/09/27	No36				change BT_ON# connect to WLBT_OFF#(mini card pin51)																																											
	2011/09/28	No37				C76 , R1123 , c1131 , R2201,C2209 C84,C85 from @ to mount for RF team																																											
	2011/09/29	No38				R1529 change to 15K																																											
	2011/09/29	No39				Add CONN JDB3 fo debug																																											
	2011/09/29	No40				Add R2460,R2438,R2471,R2472,R2475,R2476 for PS8520B																																											
	2011/09/29	No41				change D2403 ,D2401 power to +USB_VCCB,and del D2403 ,D2401,D2405 Pin3 net																																											
	2011/09/29	No42				change power schematic del PC606 (22U_0805_6.3V6M) PR855.1 net change form +VGA_CORE to +VGA_COREP PR827 mount change to @(non-mount) PR839 for 47Kohm change to 147Kohm PR103 for 0ohm change to 270ohm PC1166 non-mount,PC1173 non-mount,PC1158 non-mount																																											
	2011/09/29	No43																																															
	2011/09/29	No44				Add Q2313,C2305,C2306,C2307,C2308,R2318,R2320,R2320,C2322 for +3V_PCH change CRT CONN to DC061109231(footprint pin modify) Add PR954,PR955 Add H16,H27 change Q2304,Q2305 to Q2304 modify PTH H11,H18 ,H21 Del T10 for SUS_STAT(SLP_S3# 走不出来)																																											
	2011/09/29	No45																																															
	2011/10/04	No46				reserve R352,R353 for SATA re-drive PS-8131B change net name from WLBT_OFF to WLBT_OFF_5# modify PCH_GPIO34 connect to BT_ON# for BT module modify PCH_GPIO36 from BT_ON# connect to WLBT_OFF_51# for mini card BT combo module changr Q2301 to 2N7002																																											
	2011/10/05	No47				Del R2469,T49,T45,T41,T37,T36,T28,T26 for ME 限高0 changer power net +3VS_FP to +3VS update power schematics P44-P57																																											
	2011/10/06	No48				change Q1202 part to SB000007H10. change JCARD1 PN to SP02000H810 footprint: ACES_87213-1400G_14P change some CONN part NO. for ME CONN list Add D2416																																											
							<table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td colspan="2">Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2011/07/12</td><td>Deciphered Date</td><td>2012/07/01</td><td>Title</td><td></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td><td>Rev</td></tr><tr><td colspan="4"></td><td>Document Number</td><td>1.0</td></tr><tr><td colspan="4"></td><td>Custom</td><td></td></tr><tr><td colspan="4"></td><td>Date</td><td>Friday, January 13, 2012</td></tr><tr><td colspan="4"></td><td>Sheet</td><td>58 of 58</td></tr></table>	Security Classification	Compal Secret Data			Compal Electronics, Inc.		Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev					Document Number	1.0					Custom						Date	Friday, January 13, 2012					Sheet	58 of 58
Security Classification	Compal Secret Data			Compal Electronics, Inc.																																													
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev																																												
				Document Number	1.0																																												
				Custom																																													
				Date	Friday, January 13, 2012																																												
				Sheet	58 of 58																																												

www.s-manuals.com