

Lenovo IdeaPad B570 Z570 V570

Sandy Bridge

Intel PCH Cougar Point

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

BOM

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

LZ57




Rev

-1

Date: Tuesday, March 29, 2011

Sheet 1 of 102

Block Diagram (UMA/Optimus co-lay)



Project code : 91.4PA01.001
PCB P/N : 10290
Revision : -SC

SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6111CQHC 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTF

SYSTEM DC/DC UP6183AQAQ 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 3D3V_S5

SYSTEM DC/DC UP6111C 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24745 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

LDO RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0


SYSTEM DC/DC G9091-180T11U 24, 93	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S5 3D3V_S0

LDO RT9026 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0

PCB LAYER	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

BOM

緯創資通 Wistron Corporation	
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.	
File	
Block Diagram	
Size A3	Document Number
LZ57	
Date: Tuesday, March 28, 2011	Sheet 2 of 102



5
SSID = CPU0

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

delete R404&RN 401 @20100630



SSID = CPU





BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number	Rev	
	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet 6	of 102


SSID = CPU



SSID = CPU

PROCESSOR CORE POWER

53A




VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

POWER


6 OF 9

VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.


R804 need to close to CPU



CORE SUPPLY

SVID

SENSE LINES




ROM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title			
CPU (VCC CORE)			
Size Custom	Document Number		Rev -1
	LZ57		
Date: Tuesday, March 25, 2011	Sheet 8	of	102

5 XDP_PREQ# >>> XDP_PREQ# 1 TP8515 Do Not Stuff
 5 XDP_PRODY# >>> XDP_PRODY# 1 TP8516 Do Not Stuff
 5 XDP_BPM0 >>> XDP_BPM0 1 TP8517 Do Not Stuff
 5 XDP_BPM1 >>> XDP_BPM1 1 TP8518 Do Not Stuff
 5 XDP_BPM2 >>> XDP_BPM2 1 TP8519 Do Not Stuff
 5 XDP_BPM3 >>> XDP_BPM3 1 TP8520 Do Not Stuff
 5 XDP_BPM4 >>> XDP_BPM4 1 TP8521 Do Not Stuff
 5 XDP_BPM5 >>> XDP_BPM5 1 TP8522 Do Not Stuff
 5 XDP_BPM6 >>> XDP_BPM6 1 TP8523 Do Not Stuff
 5 XDP_BPM7 >>> XDP_BPM7 1 TP8524 Do Not Stuff
 5 XDP_TDO >>> XDP_TDO 1 TP8525 Do Not Stuff
 5 XDP_TDI >>> XDP_TDI 1 TP8526 Do Not Stuff
 5 XDP_TRST# >>> XDP_TRST# 1 TP8527 Do Not Stuff
 5 XDP_TCLK >>> XDP_TCLK 1 TP8528 Do Not Stuff
 5 XDP_TMS >>> XDP_TMS 1 TP8528 Do Not Stuff
 5.19 XDP_DBRESET# >>> XDP_DBRESET# 1 TP8530 Do Not Stuff
 5.22.36.97 H_CUPWVRGD >>> H_CUPWVRGD 1



CAD Note: The resistor
 for R00K2 should be
 placed such that the
 stub is very small
 on CFG0 net

BOM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		XDP	
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 25, 2011	Sheet	11 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 12 of	102

(Blanking)

BOM



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 13 of	102

(Blanking)


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
A4	LZ57	-1
Date: Tuesday, March 29, 2011		Sheet 16 of 102





SSID = PCH







Al# swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Al# swap override/Top-Block Swap Override enabled High = Default




BOOT BIOS Strap		
INT14/GPIO51	SATA16/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)







Cougar Point






USB







PCI







NV2AM






SW



CRB



DM1 & FDI Termination Voltage



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (Left Side)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	E-SATA / USB Ext. port 4
9	USB Ext. port 2 (CardReader BD)
10	USB Ext. port 3 (RJ45_BD)
11	Mini Card1 (WLAN)
12	CAMERA
13	X

SW programming USB_OC#12_13 for USB 9

OC13-0# for Device 29 (Ports 0-7)
OC17-4# for Device 26 (Ports 8-13)



BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.		
File	PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev
K3	LZ57	-1
Date:	Tuesday, March 25, 2011	Sheet 18 of 102


SSID = PCH



Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





SO_PWR_GOOD after PM_SLP_S3# delay 200 ms



Cougar Point

System Power Management



COUGAR-GP-U2-NF





COUGAR-GP-U2-NF

Deep S4/S5 Supported


Deep S4/S5 Not Supported



- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as 'no connect'
 - 4.SUSWARN# used as SUSPWRDNACK/GPIO30





SSID = PCH



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2




if more than 2 PCI clocks + PCI loopback are routed.

SSID = PCH



This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled High for Huron River platform.
co-operate with R2310

PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V








SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218


	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY





GPIO27 has a weak [20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



20100725



PCHIF



COUGAR-GP-U2-NF

Cougar Point

NCTF

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up
20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

PLL_OVDR_EN DY R2212

6 OF 18

CPU/MISC

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

TACH4/GPIO68
TACH5/GPIO69
TACH6/GPIO70
TACH7/GPIO71

C40
B41 UMA_DIS#
C41 VRAM_SIZE1
A40 VRAM_SIZE2

P4
AUI6 H_PECI_L
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

A20GATE
PECI
P5
RCIN#
AY11
AY10 PCH_THERMTRIP_R
T14 INIT3_3V#

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.


FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak [20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



20100729 follow Annie CRB

BOB


緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

File	PCH (GPIO/CPU)	
Size	Document Number	Rev
K3	LZ57	-1

Date: Tuesday, March 28, 2011 Sheet 22 of 102

SSID = PCH 6A



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Tajoei Hsien 221, Taiwan, R.O.C.

Title

© 2006 The Authors
Journal compilation © 2006 Blackwell Publishing Ltd

PCH (POWER1)

Size

1353

1 353

Date: Tuesday, March 29, 2011

Sheet 22 of 102

Rev

SS1D = PCH

PCH1H		8 OF 10	
HS	VSS		
AA17	VSS	AK38	VSS
AA2	VSS	AK4	VSS
AA3	VSS	AK42	VSS
AA33	VSS	AK46	VSS
AA34	VSS	AK48	VSS
AB11	VSS	AL16	VSS
AB14	VSS	AL17	VSS
AB39	VSS	AL19	VSS
AB4	VSS	AL2	VSS
AB43	VSS	AL21	VSS
AB5	VSS	AL23	VSS
AB7	VSS	AL26	VSS
AC19	VSS	AL27	VSS
AC2	VSS	AL31	VSS
AC21	VSS	AL33	VSS
AC24	VSS	AL34	VSS
AC33	VSS	AL46	VSS
AC34	VSS	AM11	VSS
AC48	VSS	AM14	VSS
AD10	VSS	AM36	VSS
AD11	VSS	AM39	VSS
AD14	VSS	AM43	VSS
AD13	VSS	AM46	VSS
AD19	VSS	AM46	VSS
AD24	VSS	AM7	VSS
AD26	VSS	AN2	VSS
AD27	VSS	AN29	VSS
AD33	VSS	AN3	VSS
AD34	VSS	AN31	VSS
AD36	VSS	AP12	VSS
AD37	VSS	AP19	VSS
AD38	VSS	AP28	VSS
AD39	VSS	AP30	VSS
AD4	VSS	AP32	VSS
AD40	VSS	AP38	VSS
AD42	VSS	AP4	VSS
AD43	VSS	AP42	VSS
AD45	VSS	AP46	VSS
AD46	VSS	AP8	VSS
AD8	VSS	AP2	VSS
AE2	VSS	AP48	VSS
AE3	VSS	AT11	VSS
AE10	VSS	AT13	VSS
AE12	VSS	AT16	VSS
AD14	VSS	AT22	VSS
AD16	VSS	AT26	VSS
AE19	VSS	AT30	VSS
AE24	VSS	AT32	VSS
AE26	VSS	AT34	VSS
AE27	VSS	AT39	VSS
AE29	VSS	AT42	VSS
AE31	VSS	AT46	VSS
AF39	VSS	AT7	VSS
AF4	VSS	AT24	VSS
AF42	VSS	AU30	VSS
AF46	VSS	AV16	VSS
AF5	VSS	AV20	VSS
AF7	VSS	AV24	VSS
AF8	VSS	AV30	VSS
AG19	VSS	AV38	VSS
AG2	VSS	AV4	VSS
AG31	VSS	AV43	VSS
AG48	VSS	AV8	VSS
AH11	VSS	AW14	VSS
AH3	VSS	AW18	VSS
AH36	VSS	AW2	VSS
AH39	VSS	AW22	VSS
AH40	VSS	AW26	VSS
AH42	VSS	AW28	VSS
AH46	VSS	AW32	VSS
AH7	VSS	AW34	VSS
AJ19	VSS	AW36	VSS
AJ21	VSS	AW40	VSS
AJ24	VSS	AW48	VSS
AJ33	VSS	AW11	VSS
AJ48	VSS	AX12	VSS
AK12	VSS	AY22	VSS
AK3	VSS	AX28	VSS

COUGAR-GP-U2-NF



PCH1I

9 OF 10

Cougar
Point

AY4	VSS	H46	VSS
AY42	VSS	K18	VSS
AY46	VSS	K28	VSS
AY5	VSS	K38	VSS
B11	VSS	K46	VSS
B15	VSS	K7	VSS
B19	VSS	L18	VSS
B2	VSS	L2	VSS
B27	VSS	L20	VSS
B31	VSS	L26	VSS
B35	VSS	L28	VSS
B39	VSS	L36	VSS
B7	VSS	L48	VSS
F45	VSS	M12	VSS
BB12	VSS	P16	VSS
BB16	VSS	M18	VSS
BB20	VSS	M22	VSS
BB24	VSS	M24	VSS
BB28	VSS	M30	VSS
BB30	VSS	M32	VSS
BB38	VSS	M34	VSS
BB4	VSS	M38	VSS
BB46	VSS	M4	VSS
BB48	VSS	M42	VSS
BC14	VSS	M46	VSS
BC16	VSS	M8	VSS
BC2	VSS	N18	VSS
BC22	VSS	P30	VSS
BC26	VSS	N47	VSS
BC32	VSS	P11	VSS
BC34	VSS	P18	VSS
BC36	VSS	I33	VSS
BC40	VSS	P40	VSS
BC42	VSS	P43	VSS
BC46	VSS	P47	VSS
BC48	VSS	P7	VSS
BC5	VSS	R2	VSS
BE27	VSS	R48	VSS
BE28	VSS	T12	VSS
BE40	VSS	T31	VSS
BE10	VSS	L37	VSS
BE12	VSS	T4	VSS
BE16	VSS	W04	VSS
BE20	VSS	T46	VSS
BE22	VSS	T47	VSS
BE24	VSS	T8	VSS
BE26	VSS	V11	VSS
BE28	VSS	V17	VSS
BD3	VSS	V26	VSS
BF30	VSS	V27	VSS
BF38	VSS	V29	VSS
BF40	VSS	V31	VSS
BF5	VSS	V36	VSS
BG17	VSS	V39	VSS
BG21	VSS	V43	VSS
BG33	VSS	V7	VSS
BG44	VSS	W07	VSS
BG8	VSS	W19	VSS
BH11	VSS	W2	VSS
BH15	VSS	W27	VSS
BH17	VSS	W48	VSS
BH18	VSS	X12	VSS
BH2	VSS	X26	VSS
BH27	VSS	Y4	VSS
BH31	VSS	Y42	VSS
BH33	VSS	Y46	VSS
BH35	VSS	Y8	VSS
BH39	VSS	BC29	VSS
BH43	VSS	N24	VSS
BD7	VSS	AJ3	VSS
D3	VSS	AD47	VSS
D12	VSS	B43	VSS
D16	VSS	BE10	VSS
D18	VSS	BG41	VSS
D24	VSS	G14	VSS
D28	VSS	H16	VSS
D30	VSS	T36	VSS
D32	VSS	BC22	VSS
D34	VSS	BC24	VSS
D36	VSS	C22	VSS
D38	VSS	AP13	VSS
D42	VSS	M14	VSS
D8	VSS	AP3	VSS
E18	VSS	AP1	VSS
E26	VSS	BE16	VSS
G18	VSS	BC16	VSS
G20	VSS	BC28	VSS
G26	VSS	BJ28	VSS
G28	VSS		
G36	VSS		
G46	VSS		
H12	VSS		
H18	VSS		
H22	VSS		
H24	VSS		
H26	VSS		
H30	VSS		
H32	VSS		
H34	VSS		
F3	VSS		

COUGAR-GP-U2-NF



BOM

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

File

PCH (VSS)

Size

K3

Document Number

LZ57

Rev

-1

Date:

Tuesday, March 25, 2011

Sheet

25


of

102


(Blanking)

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Reserved	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	26 of 102
Rev	-1




LILI Multi GPIO setting

[illegible]


SSID = Thermal

Thermal sensor


Close to PCH on top side.




T8





CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



SHDN --> 2N3904 ON External diode




pin6, ALERT# OD
pin7, SYS_SHDN# OD



BOM

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal P2800/Fan Controller P2793		
Size	Document Number	Rev
A3	LZ57	-1
Date:		Sheet
Tuesday, March 25, 2011		28 of 102




blanking








BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 30 of 102

Pin-XTAL2 is External Clock Input Pin.
R3121 is need when using external clock source.



10/100(UMA): 71.08105.A03





BOM		
緯創資通		Wistron Corporation
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.
Title		
		RTS5159 (CARD READER)
Size	Document Number	Rev
A3	LZ57	-1
Date: Tuesday, March 29, 2011		Sheet 32 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 33 of	102

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 34 of	102



[illegible]

```
SSID = Reset.Suspend
```




[illegible]



BOM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsin 221, Taiwan, R.O.C.

File	DCIN_JACK		
Size	Document Number	LZ57	Rev -1
Date	Tuesday, March 29, 2011	Sheet	38 of 102



BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File BATT_CONN		
Size	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011 Sheet 39 of 102		

NEAR

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k (64.18735.6D)L	49.9k	80w	137k	49.9k
90w	121k (64.12135.6D)L	49.9k	120w	76.8k (64.76825.6D)L	49.9k

AD+ TO SYS

20100518 WAYNE

STOP_CHG#
connects to KBC

BOM_CTRL

SC_1026*10

79.10712.L02

20100518 WAYNE

74.24745.073

2ND = 84.2N702.031
84.2N702.J31


AC_IN to KBC

BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipex Hsin 221, Taiwan, R.O.C.


Charger BQ24745

File	Document Number	Rev
	LZ57	-1
Date: Tuesday, March 29, 2011	Sheet 40 of 102	




BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Main Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
DC/DC CPU CORE3_NCP6131		
Title Size Date:	Document Number LZ57 Tuesday, March 29, 2011	Rev -1 Sheet 44 of 102



TPS51218 for 1D05V




$$V_{out} = 0.704V * (R1 + R2) / R2$$


BOM

緯創資通 Wistron Corporation	
21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V	
Size	Document Number Rev -1
Date	Issued
Tuesday, March 28, 2011	45 of 102

TPS51218 for 1D5V



RT9026 for 0D75V_S3




BOM

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd., Taichung, Taiwan, R.O.C.

File: TPS51128 1D5V & RT9026PFP-GP 0D75V
Rev: 1
Date: Tuesday, March 25, 2011 Sheet: 46 of 102

RT9025 for 1D8V_S0

RT8015B for 1D8V_S0




BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 311, Taiwan, R.O.C.

1D8V_RT9025			
File	Document Number	LZ57	Rev
Size	Sheet	47	of 102
Date	Tuesday, March 25, 2011		



RT8208A for VCCSA





BOM

SSID = VIDEO



LVDS CONNECTOR




For EMI request
Close to LVDS connector



Panel BL brightness/Power En/BL En




CAMERA POWER



SB 0923 '10

SSID = VIDEO





BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number	Rev	
	LZ57	-1	
Date: Tuesday, March 25, 2011	Sheet 49	of 102	



HDMI CONNECTOR

Close to HDMI Connector



SC 1025'10

HDMI1



BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

HDMI Level Shifter/Connector

Size

LZ57

Date: Tuesday, March 29, 2011

Sheet 51 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 53 of	102

(Blanking)


BOM

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LZ57</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, March 29, 2011</div>		<div>Sheet 54 of 102</div>

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number	Rev	
A4	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet	55 of 102

SSID = SATA



SATA HDD Connector



ODD Connector


SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SUPPORT ZERO SATA ODD

SATA Zero Power ODD



BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
--------------	--

HDD/ODD

Size

	Document Number
--	-----------------

13

Date: _____




Tuesday, March 29, 2011

	Rev
--	-----

-1

Sheet 56 of 102

[illegible]




- USB_PN8_C 1 AFTP147
- USB_PP8_C 1 AFTP148
- SATA_TXN5 1 AFTP146
- SATA_TXP5 1 AFTP149
- SATA_TXN5 1 AFTP152
- SATA_RXP5 1 AFTP151
- 5V_USB0_S3 1 AFTP150

BOM

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei 10521, Taiwan, R.O.C.

Title			E-SATA/USB	
Size	Document Number			Rev
A3	LZ57			-1
Date: Tuesday, March 29, 2011		Sheet	57	of 102

INTERNAL STEREO SPEAKERS



ROM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		MIC/SPEAKER/AUDIO JACK	
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	1/08/2011, March 28, 2011	Sheet	58 of 102


Reserved

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size	Document Number		Rev
A3	LZ57		-1
Date	Tuesday, March 28, 2011		Sheet 69 of 102

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




SSID = RBATT




BOM			
緯創資通 Wistron Corporation			
21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
File			
Flash/RTC			
Size	Document Number	Rev	
N3	LZ57	-1	
Date	Tuesday, March 29, 2011	Sheet	60 of 102

SSID = USB

RJ45_USB Board USB Power



I/O Board USB Power



BOM

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size

Document Number

LZ57


Rev

-1

Date: Tuesday, March 29, 2011

Sheet 61 of 102

Left Side USB Power Switch



EDMant Name→

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 2.0/3.0 Port

Size 12

Document Number:

LZ57

Date: _____

Tuesday, March 29, 2011

Shoe


Rev	
-----	--

-1

102


SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module




BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 63 of 102



LA47 change to 3D3V_S0


Finger Printer Connector



BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RESERVED	
Title Size A4 Date: Tuesday, March 29, 2011	Document Number LZ57 Sheet 64 of 102
Rev -1	

Mini Card Connector(802.11a/b/g/n)



BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page					

MINICARD(WLAN)/ITP CONN

Size

Document Number **LZ57**



Rev

Date: Tuesday, March 29, 2011

Sheet 65 of 102

SSID = Wireless

Mini Card Connector(WWAN)






BOM

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.

Title		WWAN Connector	
Size	Document Number	LZ57	Rev
A3			-1
Date: Tuesday, March 25, 2011		Sheet 66	of 102




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SIM CARD	
Document Number LZ57	Rev -1
Tuesday, March 29, 2011	Sheet 67 of 102

[illegible][illegible]

SSID = KBC


Internal KeyBoard Connector





ID KEY MATRIX	SENSE			
	27	28	29	30
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND

<< KROW[0..7] 27

>> KCOL[0..17] 27



SSID = Touch.Pad



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichah,
Taipei Hsien 221, Taiwan, R.O.C.

File			Rev
Size	Document Number	Key Board/Touch Pad	
A3	LZ57		-1
Date: 1/23/2009, March 23, 2011	Sheet	69	of 102



緯創資通


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Hall Sensor

LZ57

Rev	-1
-----	----

Sheet 70 of 102



BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Dubug connector		
Size A4	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011	Sheet 71 of 102	

(Blanking)

BOM

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LZ57</div>		<div>-1</div>
<div>Date: Tuesday, March 29, 2011</div>		<div>Sheet 72 of 102</div>	

(Blanking)

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LZ57	-1
Date: Tuesday, March 29, 2011		Sheet 73 of 102

5	4	3	2	1
D				
C				
B				
A				

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
CARD Reader CONN	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	74 of 102
Rev	-1

5	4	3	2	1
D				
C				
B				
A				

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
New Card	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	75 of 102
Rev	-1

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 76 of 102

(Blanking)

BOM

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LZ57</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, March 29, 2011</div>	<div>Sheet</div>	<div>77 of 102</div>

G-Sensor




STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



	ADXL322 LIS244AL LIS34AL	No Accel
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 80 of	102

(Blanking)



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 81 of	102

RJ45 USB CONN.



Card Reader Board CONN.



BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------






IO B	
Size A3	Document Number LZ57

IO Board Connector



Rev


Date: Tuesday, March 29, 2011





Sheet 82 of 102

[illegible]

Timing diagram for the 28C46 showing various signals over time. The diagram includes signals like VDATE, I2F0, I2F0_PFLVDD, I2F0_PSET, I2F0_AUX_ICK_5DAH, I2F0_AUX_ICK_5DCL, I2F0_13A, I2F0_13, I2F0_12A, I2F0_12, I2F0_11A, I2F0_11, I2F0_10A, I2F0_10, I2F0_10VDD, and GPINO1. It also shows a clock signal labeled 11. The diagram is divided into sections labeled ACB, ASB, and ASB. The bottom of the diagram is labeled 28C46, 28C46, and 28C46.









I2CA=>CRT, I2CC=>LVDS.



TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
	72-52G63.00U 72-52G63.10U	72-42164.C0U 72-42164.D0U	72-51G63.C0U	72-41164.H0U
ROM_SI	34.8Kohm	45.3Kohm	15Kohm	20Kohm
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL



	W12P-000	W12P-001	W12P-002	W12P-003	W12P-004	W12P-005
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL	64.34825.6DL	64.45325.6DL
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL	64.34825.6DL	64.45325.6DL


LOGIC

TABLE NVIDIA

	N12P-GE DEV ID: 0xDF5	N12P-GV DEV ID: TBD	N12P-GV1 DEV ID: 0xDF7	N11P-GS DEV ID: 0xDF0	N12M-GE DEV ID: 0xA7A	N11M-GE2 DEV ID: 0xA70
STRAP2	PD R8635 30Kohm	TBD	PD R8635 45Kohm	PD R8635 5Kohm	PU R8634 15Kohm	PD R8635 5Kohm
	64.30025.6DL		64.45325.6DL	64.51015.6DL	64.15025.6DL	64.51015.6DL

LOGIC


EDP 50A (TDP 37W)




VGA CORE		VGA CORE	
AA11	DND	GA11	DND
AA12	DND	GA12	DND
AA13	DND	GA13	DND
AA14	DND	GA14	DND
AA15	DND	GA15	DND
AA16	DND	GA16	DND
AA17	DND	GA17	DND
AA18	DND	GA18	DND
AA19	DND	GA19	DND
AA20	DND	GA20	DND
AA21	DND	GA21	DND
AA22	DND	GA22	DND
AA23	DND	GA23	DND
AA24	DND	GA24	DND
AA25	DND	GA25	DND
AA26	DND	GA26	DND
AA27	DND	GA27	DND
AA28	DND	GA28	DND
AA29	DND	GA29	DND
AA30	DND	GA30	DND
AA31	DND	GA31	DND
AA32	DND	GA32	DND
AA33	DND	GA33	DND
AA34	DND	GA34	DND
AA35	DND	GA35	DND
AA36	DND	GA36	DND
AA37	DND	GA37	DND
AA38	DND	GA38	DND
AA39	DND	GA39	DND
AA40	DND	GA40	DND
AA41	DND	GA41	DND
AA42	DND	GA42	DND
AA43	DND	GA43	DND
AA44	DND	GA44	DND
AA45	DND	GA45	DND
AA46	DND	GA46	DND
AA47	DND	GA47	DND
AA48	DND	GA48	DND
AA49	DND	GA49	DND
AA50	DND	GA50	DND
AA51	DND	GA51	DND
AA52	DND	GA52	DND
AA53	DND	GA53	DND
AA54	DND	GA54	DND
AA55	DND	GA55	DND
AA56	DND	GA56	DND
AA57	DND	GA57	DND
AA58	DND	GA58	DND
AA59	DND	GA59	DND
AA60	DND	GA60	DND
AA61	DND	GA61	DND
AA62	DND	GA62	DND
AA63	DND	GA63	DND
AA64	DND	GA64	DND
AA65	DND	GA65	DND
AA66	DND	GA66	DND
AA67	DND	GA67	DND
AA68	DND	GA68	DND
AA69	DND	GA69	DND
AA70	DND	GA70	DND
AA71	DND	GA71	DND
AA72	DND	GA72	DND
AA73	DND	GA73	DND
AA74	DND	GA74	DND
AA75	DND	GA75	DND
AA76	DND	GA76	DND
AA77	DND	GA77	DND
AA78	DND	GA78	DND
AA79	DND	GA79	DND
AA80	DND	GA80	DND
AA81	DND	GA81	DND
AA82	DND	GA82	DND
AA83	DND	GA83	DND
AA84	DND	GA84	DND
AA85	DND	GA85	DND
AA86	DND	GA86	DND
AA87	DND	GA87	DND
AA88	DND	GA88	DND
AA89	DND	GA89	DND
AA90	DND	GA90	DND
AA91	DND	GA91	DND
AA92	DND	GA92	DND
AA93	DND	GA93	DND
AA94	DND	GA94	DND
AA95	DND	GA95	DND
AA96	DND	GA96	DND
AA97	DND	GA97	DND
AA98	DND	GA98	DND
AA99	DND	GA99	DND
AA100	DND	GA100	DND

DOM

Wistron Corporation
27F, 8th, Sec. 1, Hsin-Tai Wu Rd., Taipei
Taipei 105, Taiwan, R.O.C.






FB CMD mapping Mode D-N12x




VIDEO FRAME BUFFER PORT A

8254






DG requires 4x0.1uF and 8x1.0uF per VRAM chip




VIDEO FRAME BUFFER PORT C





CLOSE TO THE MEMORY

FOR VRAM8


SSID = PWR.Plane.Regulator GFX







1D5V_VGA_S0

AO4468, SO-8
Id=11.6A, Qg=9~12nC
Rdson=17.4~22m ohm



1.05V to 1.05V_VGA_S0 Transfer



(Blanking)

(Blanking)

BOM			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 95 of	102

5	4	3	2	1
D				
C				
B				
A				
5	4	3	2	1

BOM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A4

Document Number
LZ57

Date: Tuesday, March 29, 2011

Rev
-1

Sheet 96 of 102


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
TOUCH PANEL	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	96 of 102
Rev	-1


CPU Plate




VGA Std-Off



Structure boss




MiniPCI Std-Off



POWER TESTING POINT--TOP





POWER TESTING POINT--Bottom



Check test point



Test Point 放在 Dimm Door 打開可量測處



BOM

緯創資通 Wistron Corporation 21F, 80, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.	
Title UNUSED PARTS/EMI Capacitors	
Size A3	Document Number LZ57
Date Tuesday, March 28, 2011	Rev -1


(Blanking)

BOM


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Change History	
Size A4	Document Number LZ57
Date: Tuesday, March 29, 2011	Rev -1
Sheet 98 of 102	

red word: KBC GPIC







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

