

Comet Lake System Block Diagram

STACKUP

TOP
GND
IN1
IN2
VCC
IN3
GND
BOT

SODIMM1
Max. 16GB **STD** PG.17
SODIMM2
Max. 16GB **RSV** PG.18

DDR4 2933MHz
Channel A
DDR4 2933MHz
Channel B

INTEL
Comet Lake - H6+2

Processor : Hexa Core / Quad Core
Power : 45 (Watt)
Package : BGA1440
Size : 42 x 28 (mm)
Die Size : 13.6 x 9.1 (mm)

X8 Lane

DP port C

eDP

NVIDIA N17P-G0-K1
NVIDIA N18P-G61/G62
NVIDIA N18E-G0
PG.19-23

N17P VRAM gDDR5 x 3pcs
N18P VRAM gDDR6 x 4pcs
N18E VRAM gDDR6 x 6pcs
PG.24-26

HDMI v2.0
PG.28

15.6" eDP Panel
HD/FHD/UHD
PG.27

DP port B

DMI

SATA HDD
2.5" 7.2/9.5mm
PG.33

M.2 2280-S3 SSD
PG.34

SATA
X1 Lane
X3 Lane

INTEL PCH
CML
HM470

Power : Watt
Package : FCBGA837
Size : 23 x 23 (mm)

USB 3.0

USB 3.0 Ports
(DB)
PG.31

USB 3.0 Ports
PG.31

USB Type C PD
TPS65987S DJ
PG.33

TUSB546
MUX
PG.32

TYPEC Port
PG.33

USB 2.0

HD CAM
PG.27

AUDIO CODEC
ALC3315-CG
PG.29

Speaker
PG.29

Digital MIC
PG.27

Combo Jack
PG.30

WLAN/ BT/ CNVI
PG.34

LAN
RTL8118ASH-CG
PG.36

Card Reader
GL9750
PG.37

G-Sensor
HP2DC
PG.35

ROM
PG.12

TPM
PAGE 35
SLB 9670VQ2.0 FW7.40


KBC
ITE IT5570
PG.38

KB
PG.39


TP
PG.40

FAN
PG.39

CFL-H Processor (CLK,MISC,JTAG)



Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils



Layout Notes:

PROCHOT# (50ohm) Trace Length <11 inches
Ca need placment near VR


Layout Notes:

H_PWRGD (50ohm) Trace Length: 1~11 inches
CPU_PLTRST# (50ohm) Trace Length: 10~17 inches
PM_SYNC (50ohm) Trace Length: 1~11.25 inches

CPU CORE SVID

Layout Notes:

1. Need routing together
2. ALERT need between CLK and DATA.




	CFG[4]	Ra
EDP Output from DGPU	Hi	Non Stuff
EDP Output from iGPU	Low	Stuff

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

0 Enable; SET DFX ENABLED BIT IN DEBUG
1 , Disable;




Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board	
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	



PROJECT :G3JB
Quanta Computer Inc.


Size Custom	Document Number CFL-H 1/7 (JTAG/MISC)	Rev 1A
Date: Monday, April 20, 2020	Sheet 2 of	59




Coffee Lake Processor (POWER)

05

From CFL-H Power Map
+VCCGT Iccmax = 32A
+VCCGT IccPL2 = 25A



IO Thermal Protect




PROJECT :G3JB
Quanta Computer Inc.


Size B	Document Number CFL-H 4/7 (POWER)	Rev 1A
Date: Monday, April 20, 2020	Sheet	5 of 59

Follow CFL-H Power Map 45W(GT2): VCCSA=11.1A


729 Change for CML




Follow CFL-H Power Map45W: VCCIO = 6.4A



Follow CFL-H Power Map 45W: VDDQ=11.5A




C10: Turn off VCCPLL_OC, VCCIO, VCCSTG



Under CPU

Close CPU



PROJECT :G3JB
Quanta Computer Inc.

Size	Document Number	Rev
B	CFL-H 5/7 (POWER&GND)	1A
Date: Monday, April 20, 2020	Sheet	6 of 59

Follow CFL-H Power Map 6 + 2 45W 80A

0729 Add & Change for CML H 8+2

0802 for CML 8+2

0802 for CML 8+2

Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
Trace Impedance 50 ohm



PROJECT :G3JB
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CFL-H 6/7 (POWER&GND)	1A

Date: Monday, April 20, 2020 Sheet 7 of 59

UX1F			
A10	VSS_1	VSS_82	AK4
A12	VSS_2	VSS_83	AL10
A16	VSS_3	VSS_84	AL12
A18	VSS_4	VSS_85	AL14
A20	VSS_5	VSS_86	AL33
A22	VSS_6	VSS_87	AL34
A24	VSS_7	VSS_88	AL4
A26	VSS_8	VSS_89	AL7
A28	VSS_9	VSS_90	AL8
A30	VSS_10	VSS_91	AL9
A6	VSS_11	VSS_92	AM1
A9	VSS_12	VSS_93	AM12
AA12	VSS_13	VSS_94	AM2
AA29	VSS_14	VSS_95	AM3
AA30	VSS_15	VSS_96	AM37
AB33	VSS_16	VSS_97	AM38
AB34	VSS_17	VSS_98	AM4
AB6	VSS_18	VSS_99	AM5
AC1	VSS_19	VSS_100	AN12
AC12	VSS_20	VSS_101	AN29
AC2	VSS_21	VSS_102	AN30
AC3	VSS_22	VSS_103	AN5
AC37	VSS_23	VSS_104	AN6
AC38	VSS_24	VSS_105	AP10
AC4	VSS_25	VSS_106	AP11
AC5	VSS_26	VSS_107	AP12
AC6	VSS_27	VSS_108	AP34
AD10	VSS_28	VSS_109	AP8
AD11	VSS_29	VSS_110	AP9
AD12	VSS_30	VSS_111	AR1
AD29	VSS_31	VSS_112	AR13
AD30	VSS_32	VSS_113	AR14
AD6	VSS_33	VSS_114	AR2
AD9	VSS_34	VSS_115	AR29
AE33	VSS_35	VSS_116	AR3
AE34	VSS_36	VSS_117	AR30
AE6	VSS_37	VSS_118	AR31
AF1	VSS_38	VSS_119	AR32
AF12	VSS_39	VSS_120	AR33
AF13	VSS_40	VSS_121	AR34
AF14	VSS_41	VSS_122	AR35
AF2	VSS_42	VSS_123	AR36
AF3	VSS_43	VSS_124	AR37
AF4	VSS_44	VSS_125	AR38
AG10	VSS_45	VSS_126	AR4
AG11	VSS_46	VSS_127	AR5
AG13	VSS_47	VSS_128	AT29
AG29	VSS_48	VSS_129	AT30
AG30	VSS_49	VSS_130	AT6
AG6	VSS_50	VSS_131	AU10
AG7	VSS_51	VSS_132	AU11
AG8	VSS_52	VSS_133	AU12
AH12	VSS_53	VSS_134	AU33
AH33	VSS_54	VSS_135	AU34
AH34	VSS_55	VSS_136	AU6
AH35	VSS_56	VSS_137	AU7
AH36	VSS_57	VSS_138	AU8
AH6	VSS_58	VSS_139	AU9
AJ1	VSS_59	VSS_140	AV37
AJ13	VSS_60	VSS_141	AV38
AJ2	VSS_61	VSS_142	AW1
AJ3	VSS_62	VSS_143	AW12
AJ37	VSS_63	VSS_144	AW2
AJ38	VSS_64	VSS_145	AW29
AJ4	VSS_65	VSS_146	AW3
AJ5	VSS_66	VSS_147	AW30
AJ6	VSS_67	VSS_148	AW4
W4	VSS_68	VSS_149	U6
W5	VSS_69	VSS_150	V12
Y10	VSS_70	VSS_151	V29
Y11	VSS_71	VSS_152	V30
Y13	VSS_72	VSS_153	A14
Y14	VSS_73	VSS_154	AD7
Y37	VSS_74	VSS_155	V6
Y38	VSS_75	VSS_156	W1
Y7	VSS_76	VSS_157	W12
Y8	VSS_77	VSS_158	W2
Y9	VSS_78	VSS_159	W3
AK29	VSS_79	VSS_160	W33
AK30	VSS_80	VSS_161	W34
AK39	VSS_81	VSS_162	



6 OF 13 *CPU_CFL-H_1440P


UX1G			
AW5	VSS_163	VSS_244	BJ15
AY12	VSS_164	VSS_245	BJ18
AY33	VSS_165	VSS_246	BJ22
AY34	VSS_166	VSS_247	BJ25
B9	VSS_167	VSS_248	BJ29
BA10	VSS_168	VSS_249	BJ30
BA11	VSS_169	VSS_250	BJ31
BA12	VSS_170	VSS_251	BJ32
BA37	VSS_171	VSS_252	BJ33
BA38	VSS_172	VSS_253	BJ34
BA6	VSS_173	VSS_254	BJ35
BA7	VSS_174	VSS_255	BJ36
BA8	VSS_175	VSS_256	BK13
BA9	VSS_176	VSS_257	BK14
BB1	VSS_177	VSS_258	BK18
BB12	VSS_178	VSS_259	BK22
BB2	VSS_179	VSS_260	BK25
BB29	VSS_180	VSS_261	BK29
BB3	VSS_181	VSS_262	BK6
BB30	VSS_182	VSS_263	BL13
BB4	VSS_183	VSS_264	BL14
BB5	VSS_184	VSS_265	BL18
BB6	VSS_185	VSS_266	BL19
BC12	VSS_186	VSS_267	BL20
BC13	VSS_187	VSS_268	BL21
BC14	VSS_188	VSS_269	BL22
BC33	VSS_189	VSS_270	BL29
BC34	VSS_190	VSS_271	BL33
BC6	VSS_191	VSS_272	BL35
BD10	VSS_192	VSS_273	BL38
BD11	VSS_193	VSS_274	BL6
BD12	VSS_194	VSS_275	BM11
BD37	VSS_195	VSS_276	BM12
BD6	VSS_196	VSS_277	BM13
BD7	VSS_197	VSS_278	BM14
BD8	VSS_198	VSS_279	BM18
BD9	VSS_199	VSS_280	BM2
BE1	VSS_200	VSS_281	BM2
BE2	VSS_201	VSS_282	BM22
BE29	VSS_202	VSS_283	BM23
BE3	VSS_203	VSS_284	BM24
BE30	VSS_204	VSS_285	BM25
BE4	VSS_205	VSS_286	BM26
BE5	VSS_206	VSS_287	BM27
BE6	VSS_207	VSS_288	BM28
BF12	VSS_208	VSS_289	BM29
BF33	VSS_209	VSS_290	BM3
BF34	VSS_210	VSS_291	BM33
BF6	VSS_211	VSS_292	BM35
BG12	VSS_212	VSS_293	BM38
BG13	VSS_213	VSS_294	BM6
BG14	VSS_214	VSS_295	BM7
BG37	VSS_215	VSS_296	BM8
BG38	VSS_216	VSS_297	BM9
BG6	VSS_217	VSS_298	BN12
BH1	VSS_218	VSS_299	BN14
BH10	VSS_219	VSS_300	BN18
BH11	VSS_220	VSS_301	BN19
BH12	VSS_221	VSS_302	BN2
BH14	VSS_222	VSS_303	BN20
BH2	VSS_223	VSS_304	BN21
BH3	VSS_224	VSS_305	BN24
BH4	VSS_225	VSS_306	BN29
BH5	VSS_226	VSS_307	BN30
BH6	VSS_227	VSS_308	BN31
BH7	VSS_228	VSS_309	BN34
BH8	VSS_229	VSS_310	P38
BH9	VSS_230	VSS_311	P6
T2	VSS_231	VSS_312	R12
T3	VSS_232	VSS_313	R29
T33	VSS_233	VSS_314	VSS_315
T34	VSS_234	VSS_316	AY14
T4	VSS_235	VSS_317	BD38
T5	VSS_236	VSS_318	R30
T7	VSS_237	VSS_319	T10
T8	VSS_238	VSS_320	T11
T9	VSS_239	VSS_321	T12
U37	VSS_240	VSS_322	T13
U38	VSS_241	VSS_323	T14
BJ12	VSS_242	VSS_324	
BJ14	VSS_243	VSS_324	




7 OF 13 *CPU_CFL-H_1440P

UX1H			
BN4	VSS_325	VSS_409	F15
BN7	VSS_326	VSS_410	F17
BP12	VSS_327	VSS_411	F19
BP14	VSS_328	VSS_412	F2
BP18	VSS_329	VSS_413	F21
BP21	VSS_330	VSS_414	F23
BP24	VSS_331	VSS_415	F25
BP25	VSS_332	VSS_416	F27
BP26	VSS_333	VSS_417	F29
BP29	VSS_334	VSS_418	F3
BP33	VSS_335	VSS_419	F31
BP34	VSS_336	VSS_420	F36
BP7	VSS_337	VSS_421	F4
BR12	VSS_338	VSS_422	F5
BR14	VSS_339	VSS_423	F8
BR18	VSS_340	VSS_424	F9
BR21	VSS_341	VSS_425	G10
BR24	VSS_342	VSS_426	G12
BR25	VSS_343	VSS_427	G14
BR26	VSS_344	VSS_428	G16
BR29	VSS_345	VSS_429	G18
BR34	VSS_346	VSS_430	G20
BR36	VSS_347	VSS_431	G22
BR7	VSS_348	VSS_432	G23
BT12	VSS_349	VSS_433	G24
BT14	VSS_350	VSS_434	G26
BT18	VSS_351	VSS_435	G28
BT21	VSS_352	VSS_436	G4
BT24	VSS_353	VSS_437	G5
BT26	VSS_354	VSS_438	G6
BT29	VSS_355	VSS_439	G8
BT32	VSS_356	VSS_440	G9
BT5	VSS_357	VSS_441	H11
C11	VSS_358	VSS_442	H12
C13	VSS_359	VSS_443	H18
C15	VSS_360	VSS_444	H22
C17	VSS_361	VSS_445	H25
C19	VSS_362	VSS_446	H32
C21	VSS_363	VSS_447	H35
C23	VSS_364	VSS_448	J10
C25	VSS_365	VSS_449	J18
C27	VSS_366	VSS_450	J22
C29	VSS_367	VSS_451	J25
C31	VSS_368	VSS_452	J32
C37	VSS_369	VSS_453	J33
C5	VSS_370	VSS_454	J36
C8	VSS_371	VSS_455	J4
C9	VSS_372	VSS_456	J7
D10	VSS_373	VSS_457	K1
D12	VSS_374	VSS_458	K10
D14	VSS_375	VSS_459	K11
D16	VSS_376	VSS_460	K2
D18	VSS_377	VSS_461	K3
D20	VSS_378	VSS_462	K38
D22	VSS_379	VSS_463	K4
D24	VSS_380	VSS_464	K5
D26	VSS_381	VSS_465	K7
D28	VSS_382	VSS_466	K8
D3	VSS_383	VSS_467	K9
D30	VSS_384	VSS_468	L29
D33	VSS_385	VSS_469	L30
D6	VSS_386	VSS_470	L33
D9	VSS_387	VSS_471	L34
E34	VSS_388	VSS_472	M12
E35	VSS_389	VSS_473	M13
E38	VSS_390	VSS_474	N10
E4	VSS_391	VSS_475	N11
E9	VSS_392	VSS_476	N12
N3	VSS_393	VSS_477	BT8
N33	VSS_394	VSS_478	BR9
N34	VSS_395	VSS_479	
N4	VSS_396	VSS_480	
N5	VSS_397	VSS_481	A3
N6	VSS_398	VSS_482	A34
N7	VSS_399	VSS_483	A4
N8	VSS_400	VSS_484	B3
N9	VSS_401	VSS_485	B37
P12	VSS_402	VSS_486	BR38
P37	VSS_403	VSS_487	BT3
M14	VSS_404	VSS_488	BT35
M6	VSS_405	VSS_489	BT36
N1	VSS_406	VSS_490	BT4
F11	VSS_407	VSS_491	C2
F13	VSS_408	VSS_492	D38


8 OF 13 *CPU_CFL-H_1440P

15 PCH_2_CPU_TRIGGER
15 CPU_2_PCH_TRIGGER13 OF 13
*CPU_CFL-H_1440P


 PROJECT :G3JB Quanta Computer Inc.			
Size B	Document Number CFL-H 7/7 (GND)	Rev 1A	
Date: Monday, April 20, 2020	Sheet	8 of	59



HDA Bus





ME Lock Function




For EMI



0731 Change for ESPI

Touch Pad
DDR4


RTC Circuitry(RTC)




System PWROK




For HWPG Sequence



For DS3 Sequence



For Power Sequence.



12:14:31,43:59 +BAT_RTC


PCIe PORT	
PCIe-8	NC
PCIe9	SSD PCIe * 4
PCIe10	
PCIe11	
PCIe12	SSD (SATA 1a)
PCIe13	NC
PCIe14	LAN
PCIe15	WLAN
PCIe16	card reader
PCIe17	1st HDD (SATA 4)
PCIe18-24	NC

SSD PCIe x4 LANE

LAN

SSD PCIe x4 (SATA1A) LANE


PCH Xtal 24MHz




Please follow Intel CFL-H DG 571391 to meet Layout Requirement.
"12.3.2 24 MHz Input Clock Routing Guidelines"

Crystal Components with Surrounding 10 mil Wide GND Shield Trace
Break Out: 4-10 mil Wide GND Shield Trace

RTC Xtal 32.768KHz



RS197 RS198 for Debug used.
Please do not change to Short pad.



SSD PCIe x4 LANE


SSD PCIe x4 LANE

WLAN

1st HDD

SSD1_IF: For SSD Det (SATA1A)
L: SSD PCIe IF
H: SSD SATA IF

H_PECI (50ohm)
Trace Length: <0.5 inches
Ra, Ca need placement close to PCH.




LAN

WLAN

VGA

SSD








0624 downsize to 0201

Close to PCH
CS78, RS454 --> LS1
L < 5" 1.7pF
5" < L < 9" 2.2pF to 3.3pF
9" < L < 10" 1pF to 2.2pF






PROJECT :G3JB
Quanta Computer Inc.

Size Custom Document Number PCH 3/7 (SATA/LPC/CLK) Rev 1A
Date: Monday, April 20, 2020 Sheet 11 of 59



CFL-H/N17P-G0
CFL-H/N18P-G61/G62
CFL-H/N18E-G0

Board ID				
Model	Board ID [6:5] ID6:ID5	Board ID [4] ID4	Board ID [3] ID3	Board ID [2:1:0] ID2:ID1:ID0
Definition	00 : Reserve	0: Reserve	0: Reserve <small>JS-0225 update</small>	<div> <div> 100 : N18E-G0-gDDR6-G3JC 101 : N18E-G1-65 110 : Reserve 111 : Reserve </div> <div> 100 : N18P-G61-gDDR6-G3JB 001 : N18P-G62-gDDR6-G3JB 010 : Reserve 011 : N17P-G0-gDDR5-G3JA </div> </div> <small>JS-0225 update</small>




Please follow below table to check Layout

PCH-H Estimated I_{CC}^3 with Integrated 1.8V VRM Mode OFF (H Mobile SKUs)

Voltage Rail	Voltage (V)	S0 Iccmax Current ² (A)	Sx Icc Idle Current ³ (mA)	S0Ix Iccmax Current (mA)	Deep Sx Icc Idle Current (mA)	G3 (μ A)
VCCAPLL_1P05	1.05	0.034	0.2	0.801	0	0
VCCA_BCLK_1P05	1.05	0.007	0.1	0.087	0	0
VCCA_SRC_1P05	1.05	0.141	0.3	0.838	0	0
VCCA_XTAL_1P05	1.05	0.005	0.544	0.195	0	0
VCCAMPHYPLL_1P05	1.05	0.114	0.4	1.192	0	0
VCCPRIM_1P05	1.05	4.174 HSIO Lane Adder refer to Table 10-7 column HALO	40.344	0.477A	0	0
VCCPRIM_MPHY_1P05	1.05	0.088	0.2	1.22	0	0
VCCDSW_1P05	1.05	0.01	0.2	0.001	0.2	0
VCCDUSB_1P05	1.05	0.33	1.288	16.373	0	0
VCCHDA	3.3	0.007	0.1	4.908	0	0
VCCDSW_3P3	3.3	0.094	0.2	0.705	1.05	0
VCCPRIM_3P3	3.3	0.318	0.3	0.916	0	0
VCCPGPPA	3.3	0.085	0.1	0.103	0	0
VCCPGPPBC	3.3	0.286	0.2	0.232	0	0
VCCPGPPD	3.3	0.117	0.1	0.109	0	0
VCCPGPPEF	3.3	0.145	0.2	0.094	0	0
VCCPGPPG_3P3	3.3	0.121	0.1	0.072	0	0
VCCPGPPHK	3.3	0.219	0.2	0.138	0	0
VCCPRIM_1P8	1.8	0.152 CNVI Adder refer to Table 10-8, column HALO	6.607	9.411	0	0
VCCRTC ¹	3.0	0.31mA	0.299	0.075	0.316	6
VCCSPI	3.3	0.042	0.1	0.153	0	0

Notes:


1. The VCC rail ICC data is taken at 3.0V while the system is in a mechanical off (G3) state at room temperature.
2. Iccmax estimates assumes 110 °C.
3. The Iccmax value is a steady state current that can happen after respective power ok has asserted (or reset signal has de-asserted).
4. Sx Icc Idle assumes PCH is idle and ME is power gated.
5. Sx Icc at 3.3V level is assumed, Sx Icc data at the 1.8 V and/or 1.5V level not measured.







**When you use external Power to provide 1.24V to CNVi,
Please connect here**

VCCPRIM_1P8
Without CNVi = Icc = 0mA
With CNVi = 582mA
Chipset will use this power rail to internal LDO and output 1.24V for CNVi used.

For DS3







NB5

PROJECT :G3JB

Quanta Computer Inc.

Size	Document Number	Rev
B	PCH 777 (GND)	1A
DateMonday, April 20, 2020		Sheet 15of 59

Pin Straps (Sheet 1 of 4)

Signal	Usage	When Sampled	Comment
GPP_B14 / SPKR	Top Swap Override	Rising edge of PCH_PWR0K	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "Top Swap" mode. (Default)</p> <p>1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K is high. Software will not be able to clear the Top Swap bit until the system is rebooted. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCH, bit4). This signal is in the primary well.
GPP_B18 / GSPIO_MOST	No Reboot	Rising edge of PCH_PWR0K	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "No Reboot" mode. (Default)</p> <p>1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K is high. This signal is in the primary well.
GPP_C2 / SMBALERT#	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.

Pin Straps (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
SPI0_I03 Page12	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
HDA_SDO / I250_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. (Default)</p> <p>1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K is high. This signal is in the primary well.
GPP_H12 / SMLALERT# Page12	eSPI Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well. <p>Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled).</p>
GPP_I6 / DDPB_C-TRLDATA Page13	Display Port B Detected	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down.</p> <p>0 = Port B is not detected. (Default)</p> <p>1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K de-asserts. This signal is in the primary well.
GPP_I8 / DDPC_C-TRLDATA Page13	Display Port C Detected	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down.</p> <p>0 = Port C is not detected. (Default)</p> <p>1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K de-asserts. This signal is in the primary well.
GPP_I10 / DDPD_CTRLDATA Page13	Display Port D Detected	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down.</p> <p>0 = Port D is not detected. (Default)</p> <p>1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K de-asserts. This signal is in the primary well.
GPP_F23 NA	Display Port F Detected	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down.</p> <p>0 = Port F is not detected. (Default)</p> <p>1 = Port F is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K de-asserts. This signal is in the primary well. This strap applies to platforms that support Display Port F only. Refer to the platform's processor documentation for info on Display Port F support.

TOP SWAP OVERRIDE STRAP

The signal has a weak internal pull-down.

0 = **Disable** "Top Swap" mode. (Default)

1 = **Enable** "Top Swap" mode. This inverts an address

GPP_B14



NO REBOOT IF SAMPLED HIGH

The signal has a weak internal pull-down.

0 = **Disable** "No Reboot" mode. (Default)

1 = **Enable** "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

11/10 follow G3D delete


TLS CONFIDENTIALITY ENABLED

This signal has a weak internal pull-down.

0 = **Disable** Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)

1 = **Enable** Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.

GPP_C2




This signal has a weak internal pull-down.

0 = **Enable** security measures defined in the Flash Descriptor. (Default)

1 = **Disable** Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

HDA_SDO



Pin Straps (Sheet 4 of 4)

Signal	Usage	When Sampled	Comment
GPP_34 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.</p> <p>0 = 38.4 XTAL frequency selected. (Default)</p> <p>1 = 24MHz XTAL frequency selected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.
GPP_36 / CNV_RGI_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#	<p>An external pull-up or pull-down is required.</p> <p>0 = Integrated CNVi enable.</p> <p>1 = Integrated CNVi disable.</p>
GPP_39	1.8V VCCPSPI	Rising edge of RSMRST#	<p>The signal has a weak internal pull-down</p> <p>0 = VCCSPI is connected to 3.3V rail</p> <p>1 = VCCSPI is connected to 1.8V rail</p> <p>Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os</p>
GPd7 Page9	Reserved	Rising edge of DSW_PWR0K	<p>External pull-up is required. Recommend 100K.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling</p>

XTAL Frequency Select


This signal has a weak internal pull-down.

An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.

0 = 38.4 XTAL frequency selected. (Default)

1 = 24MHz XTAL frequency selected.

CNV_BRI_DT




M.2 CNVi Mode Select

An external pull-up or pull-down is required.

0 = Integrated CNVi enable.

1 = Integrated CNVi disable.

CNV_RGI_DT



GPP_J9 1.8V VCCPSPI:


The signal has a weak internal pull-down


0 = VCCSPI is connected to 3.3V rail


1 = VCCSPI is connected to 1.8V rail


Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

GPP_J9





















 NB5 Custom	PROJECT :G3JB Quanta Computer Inc.		
	Size N17P-G0-A1-5/7 (Power)	Document Number N17P-G0-A1-5/7 (Power)	Revision 1A
Date: Monday, April 20, 2020		Sheet 23 of 69	



MEMORY: FBB Partition 31..0




MEMORY: FBB Partition 63..32




 NB5	PROJECT :G3JB		
	Quanta Computer Inc.		
	Doc	Document Number	Rev
		N17E-GX-000(00000)	1A
Date		Revision	Project
		Rev 2017-01-10	10 01 10


LID Switch



Touch screen






2/13 : Del TS Power



<https://realschematic.com>


eDP Conn.



9,10,11,13,16,17,18,21,27,29,32,34,35,36,37,38,40,41,48,52,53,54,55,56,57
27,29,32,35,40,49,50,51,52,58

+3V
+5V


01/11 change to 0 ohm for NV suggest



1/11 modify for HDMI2.0


01/11 unstuff for HDMI output from GPU

EMI Solution




11/04 modify for HDMI2.0

03/23/16 Modify for N17P.




05/20/16 Modify

11/03 modify for HDMI2.0




HDMI SMBus Isolation


Close to HDMI connector



ESD



0709 swap pin for layout




0826 swap pin for layout

1125 Reserve ESD protection component

1125 SWAP



02/08 U20018、U20017 change to BC001043Z00 by sourcer suggest

01/15 update to DFHD19MR440









Reference G3Z


place to near or under codec



0801 Follow Vender Suggest


Reserve

0801 Follow Vender Suggest





HOLE

USB BC1.2




Active High

0522 delete




01/15 update footprint to
ub3-tcral-9u6391-9p
02/08 change CN7500 to DFHS09FR724

ESD




Daughter Board

Power LED



HDD



SATA LED




Table 7. TUSB546-DCI Receiver Equalization GPIO Control


Equalization Setting #	USB3.1 DOWNSTREAM FACING PORTS				USB 3.1 UPSTREAM FACING PORT				ALL DISPLAYPORT LANES			
	EQ1 PIN LEVEL	EQ0 PIN LEVEL	EQ GAIN at 2.5 GHz (dB)	SSEQ1 PIN LEVEL	SSEQ0 PIN LEVEL	EQ GAIN at 2.5 GHz (dB)	DPEQ1 PIN LEVEL	DPEQ0 PIN LEVEL	EQ GAIN at 4.05 GHz (dB)			
0	0	0	0.2	0	0	-1.6	0	0	1.0			
1	0	R	1.2	0	R	-0.5	0	R	3.3			
2	0	F	2.2	0	F	0.5	0	F	4.9			
3	0	1	3.3	0	1	1.6	0	1	6.5			
4	R	0	4.2	R	0	2.4	R	0	7.5			
5	R	R	5.1	R	R	3.4	R	R	8.6			
6	R	F	5.9	R	F	4.1	R	F	9.5			
7	R	1	6.7	R	1	4.9	R	1	10.4			
8	F	0	7.4	F	0	5.7	F	0	11.1			
9	F	R	8.1	F	R	6.4	F	R	11.7			
10	F	F	8.7	F	F	6.9	F	F	12.3			
11	F	1	9.3	F	1	7.5	F	1	12.8			
12	1	0	9.7	1	0	8.0	1	0	13.2			
13	1	R	10.2	1	R	8.5	1	R	13.6			
14	1	F	10.6	1	F	8.9	1	F	14.0			
15	1	1	11.1	1	1	9.4	1	1	14.4			

TUSB546 Pin Control Mode

CTL1	CTL0	FLIP	TUSB546 Mode Selection
L	L	L	Chip Power Down
L	L	H	Chip Power Down
L	H	L	One Port USB 3.1 - No Flip
L	H	H	One Port USB 3.1 - With Flip
H	L	L	4 Lane DP - No Flip
H	L	H	4 Lane DP - With Flip
H	H	L	One Port USB 3.1 + 2 Lane DP - No Flip
H	H	H	One Port USB 3.1 + 2 Lane DP - With Flip


MUX TUSB546I

I2C Programming or pin strap programming select.
I2C is only disable when this pin is '0'
0 : Pin Strap(I2C disable)(Default)
R : TI test mode(I2C enable at 3.3V)
F : I2C enabled at 1.8V
1 : I2C enabled at 3.3V




SSEQ0,SSEQ1 : USB receiver equalizer gain
for upstream facing SSTXP/N
F,F(Default)
When I2C_EN is not '0' SSEQ0 sets I2C address


EQ0,EQ1 : USB receiver equalizer gain
for downstream facing RX1 & RX2
F,F(Default)



DPEQ0,DPEQ1 : DP Receiver equalization gain
F,F(Default)
When I2C_EN is not '0' DPEQ0 sets I2C address



GPU DP1



AUX Pin Control Mode

CTL1	FLIP	AUX Select
H	L	AUXP->SBU1, AUXN->SBU2
H	H	AUXP->SBU2, AUXN->SBU1
L>2ms	X	Open


4 Level Input:
L: Option1 Tie 1Kohm 5% to GND
Option2 Directly tie to GND
R: Tie 20kohm 5% to GND
F: Float(leave pin open)
1: Option1 Tie 1Kohm 5% to Vcc
Option2 Directly tie to Vcc



PROJECT :G3JB
Quanta Computer Inc.



Size	Document Number	Rev
Custom	HDD/MUX TUSB546I	1A
Date: Monday, April 20, 2020	Sheet	32 of 59

CC/SBU Overvoltage protection





For Current sense

The diagram shows a circuit for current sensing. A +3V3PD supply is connected to a load (represented by a resistor symbol) in series with a shunt resistor. The shunt resistor is labeled "0.01_1%-6". The voltage drop across the shunt resistor is measured by an RP2 module, which is highlighted with a dashed orange box.




TP2650

PD_DI
PD_DO
PD_CS
PD_CLK
PD_WP
PD_HOLD





<https://realschematic.com>



MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2

MDI1+

4

MDI1-

5

MDI2+

6

MDI2-

7

MDIO+

1

MDIO-

2


MDI1+

4





MDI1-

5

MD





Share Pin
SD / MMC




SD Connector

Without card	CD	CD/WP com
	WP	CD/WP com
inserted card(unlock)	CD	CD/WP com
	WP	CD/WP com
inserted card(lock)	CD	CD/WP com
	WP	CD/WP com


Pin No.	NAME	Pin No.	NAME
1	CD/DAT3	8	DAT1
2	CMD	9	DAT2
3	Vss1	10	WP Pin
4	VDD	11	CD Pin
5	CLK		
6	Vss2		
7	DAT0		




RTD3




Support Runtime D3 mode => R12 don't mount
No Support Runtime D3 mode => R12 mount
Form System's PCIE interface






Adapter Type check




Adapter select for EC



	Ra	Rb	ADAPTER_SEL_EC	BOM
200W	10K(CS31002FB26)	100K (CS41002FB28)	3V	N18E
150W	10K(CS31002FB26)	27.4K(CS32742FB14)	2.42V	N18P
135W	10K(CS31002FB26)	17.8K(CS31782FB10)	2.11V	N17P
120W	10K(CS31002FB26)	12.1K(CS31212FB28)	1.8V	
90W	10K(CS31002FB26)	6.2K(CS26202FB17)	1.26V	
65W	10K(CS31002FB26)	2.2K(CS22202FB08)	0.59V	
45W	NC	10K(CS31002FB26)	0V	

Adapter Type check


KEYBOARD Con.




0821 follow starmade del KB PU RES

MY5	C6500	220p/25V 2
MY6	C6501	220p/25V 2
MY3	C6502	220p/25V 2
MY7	C6503	220p/25V 2
MY8	C6504	220p/25V 2
MY9	C6505	220p/25V 2
MY10	C6506	220p/25V 2
MY11	C6507	220p/25V 2
MY1	C6508	220p/25V 2
MY2	C6509	220p/25V 2
MY4	C6510	220p/25V 2
MY0	C6511	220p/25V 2
MX4	C6512	220p/25V 2
MX6	C6513	220p/25V 2
MX3	C6514	220p/25V 2
MX2	C6515	220p/25V 2
MX7	C6516	220p/25V 2
MX0	C6517	220p/25V 2
MX5	C6518	220p/25V 2
MX1	C6519	220p/25V 2
MY12	C6520	220p/25V 2
MY13	C6521	220p/25V 2
MY14	C6522	220p/25V 2
MY15	C6523	220p/25V 2
MY16	C6524	220p/25V 2
MY17	C6525	220p/25V 2

KB LIGHT CONN




FAN



0827 DEL RGB reserved

JS-1115 change




Gasket GBG38001010

JS-0109 update gasket

JS-0420 update FP


JS-0920 add

JS-1115 add




Touch Pad Connector

JS-0416 shortpad




+3VSUS



HOLE

0708
update H2, H9, H15, H16, H17, H18, H19, H20
for layout request





WLAN nut


SSD nut

TOP for Vendor ID



R124651 10K_5%_2 R124652 10K_5%_2
R124653 10K_5%_2 R124654 10K_5%_2
R124655 10K_5%_2 R124656 10K_5%_2

NB5	PROJECT :G3JB		
	Quanta Computer Inc.		
	Size Custom	Document Number RF Solution	Rev 1A
Date Monday, April 20, 2020	Sheet 41 of 59		







Setting MAX Icharge to 5A




Default setting

3VCC is to make use of internal driver 10mA maximum when heavy loading (internal current limit is 15mA typ.)





+VIN 27,40,41,42,43,44,46,47,49,51,54,56
+5VS 10,31,33,41,44,46,47,52,53,56,57
+1.2VSUS 2,6,10,17,18,47
DDR_VTT 17,18
+2.5VSUS 17,18

	PROJECT :G3JB		
	Quanta Computer Inc.		
	Size Custom	Document Number DDR4 (RT8231B)	Rev 1A
Date: Monday, April 20, 2020	Sheet 45 of	59	



	1.91K	CS21912FB13	0.95V
SKL/KBL		CS22612FB15	1V
CNL/CFL	3.16K	CS23162FB04	1.05V



Volume Segment

SKY/KBY-U22/U42/U23e
Vcc_IO: 3.4A/1V
Stuff PU601

Volume Segment

SKY/KBY-H 22/42/44e
Vcc_IO: 5.5A/0.95V
Stuff PU601 & merge 1V deep sus

Volume Segment

CNL U22
Vcc_IO: 5.1A/0.95V
Vcc_IO: Can merge +1.05V_deep_sus
Unstuff PU603
Unstuff PU601

Default setting

Volume Segment

CML H6/H4
Vcc_IO: 6.4A/0.95V
Stuff PU603
Unstuff PU601

C10: turn off VCCPLL_OC , VCCIO , VCCSTG

Unstuff PU601=G5027

For C10 Add

CML=0.95V/LPM=0V
+VCC_IO +/-5%
Continuous current: A
Peak current: 6.4A

<= 240us, full load ready
TDC:0.26A

VID0_VCCIO	VID1_VCCIO	LP#	VCCIO
X	X	0	0V
0	0	1	0.85V
1	0	1	0.875V
0	1 (IC internal PU High)	1	0.95V

Default setting

```

+3V_DEEP_SUS  9,10,12,13,14,16,18,34
+VCCSTG       2,6,38
+3VS5         10,12,14,23,31,32,33,34,38,41,44,45,46,48,52,57,58
+5VS5         10,31,33,41,44,45,46,52,53,56,57
+VCCIO        3,6
+1.05V_DEEP_SUS 10,14,46
+1.2V_VCCPLL_OC 6
+1.2VSUS      2,6,10,17,18,45
+VIN          27,40,41,42,43,44,45,46,49,51,54,56

```





PROJECT :G3JB

Quanta Computer Inc.

Size Custom	Document Number 1-800-445-6633
----------------	-----------------------------------

Custom	+1.0V/+VCCSTPLL/+VCCIO		
Date: Monday, April 20, 2020	Sheet	47 of	59






```
CML H6+2 (45W)
CPU CORE Volt
Countinue current:80A
Peak current:128A
OCP minimum:166A
LL= 1.7mV/A
VBOOT=0V
Address=20h
```


CML H4+2 (45W)
CPU CORE Volt
Continue current: 60A
Peak current: 86A
OCP minimum: 111.8A
LL= 1.7mV/A
VBOOT=0V
Address=20h
4-phase design , Rds=3mR



	ALL POWER CLIP		Cout
CFL H6+2	4 phase BAM69320002 ; AOE6932 ;1.8mR		2PCS 330u/7343
CFL H4+2	4 phase BAM69360000 ; AOE6936 ;3mR		2PCS 330u/7343

Default setting



+VIN_VCORE 48,49,51
 +5VSS 10,31,33,41,44,45,46,47,52,53,56,57
 +VCC_CORE 7,48,49
 +VIN 27,40,41,42,43,44,45,46,47,49,51,54,56




	PROJECT :G3JB		
	Quanta Computer Inc.		
	Size Custom	Document Number 85 -- +VCC_CORE (MP86903-C)	Rev 1A
	Date: Monday, April 20, 2020	Sheet 50 of 59	



+3V 9,10,11,13,16,17,18,21,27,29,32,34,35,36,37,38,40,41,48,53,54,55,56,57
 +5V 27,28,29,32,35,40,49,50,51,58
 +3VS5 10,12,14,23,31,32,33,34,38,41,44,45,46,47,48,57,58
 +5VS5 10,31,33,41,44,45,46,47,53,56,57
 +3VSUS 41
 +3VLAVCC 36
 +5V_CAM
 +3V_DEEP_SUS 9,10,12,13,14,16,18,34,47





GPU Design	PR747	P/N	Vender P/N	EDPpeak
3 Phase for N18P G0/G1	Unstuff	AL002884003	MP2884AGU-0103-Z	150A
4 Phase for N17P G1 50W	Stuff	AL002884000	MP2884AGU-0113-Z	124A


Default setting

+VIN_GPU_TOTAL 56
+5VS5 10.31,33,41,44,45,46,47,52,53,56,57
NVVDD 22,23,53,55
+VIN_VGACORE 55

please both of parts close with PR6239

MOS Temperature

53 GPU_PWM1
53,54,55 GPU_TEMP
+3V
53 GPU_CS1




Default setting


GPU Design	PR712	PL720	PL721	SPCAP
N18P G0 MP/G61/G62 (50W)	Stuff	Unstuff	Unstuff	3pcs
N17P-G1 50W	Unstuff	Stuff	Stuff	3pcs
N17P-G0 K1 / N17P-G0 40W	Unstuff	Stuff	Stuff	2pcs

Default setting


N18P G0 MP/G61/G62 (50W)
GPU CORE Volt
Continue current: 47A/45.8A/44.4A
Peak current: 109A/90.7A/120.5A/6uSec
OCP Minimum: 195A.
LL=
VBOOT=0.8V
Eff > 86%
DC < +/- 20mV
Setting time <100uS

N17P-G1 (50W)-- support 4phase
N17P-G0 (40W)--support 3 phase
N17P-G0 K1(40W)--support 3phase
Continue current: 59A/50A/39A
Peak current: 124A/100A/111A
OCP Minimum: 160A/130A/140A
LL=
VBOOT=0.8V
Eff > 86%
DC < +/- 20mV
Setting time <100uS

	PROJECT :G3JB		
	Quanta Computer Inc.		
	Size Custom	Document Number +VCORE (NCP81151)	Rev 1A
Date: Monday, April 20, 2020	Sheet	54of	59



+SVSS 10,31,33,41,44,45,46,47,52,53,57
 NVDD 22,23,53,54,55
 +VIN_GPU_TOTAL 54
 1V8_AON 19,21,22,23,24,25,53,57
 FBVDDQ_MEM 20,22,23,24,25
 +VIN 27,40,41,42,43,44,45,46,47,49,51,54




1 Phase Ra Stuff / Rb Unstuff
2 Phase Ra Unstuff / Rb Stuff
FBVDDQ_PSI pull high on EE side (RG175)

Fsw: 300KHz

	Ra	Re	Rf	OCP
N18P G0 1-Phase	Stuff	48.7K	80.6K	25A
N18E G0 2-Phase	Unstuff	47.5K	78.7K	48A

Default setting



Default setting

GPU Design	PR1501	PL1501	SPCAP
N18P-G0	Stuff	Unstuff	2pcs
N17P-G0/N17P-G0 K1	Unstuff	Stuff	1pcs

N18P-G0 MP/G61/G62 (50W)

EDP-C: 14A/16.7A/17.2A

EDP-P: 15A/17.9A/18.4A

OCP minimum: 24A

N17P-G0/G0 K1/G1(40W/40W/50W)

EDP-C: 11A/11A/11A

EDP-P: 13A/11A/13A

OCP minimum: 24A

FBVDDQ_MEM	R1	R2	GPU Type
1.55V-1.35V	34.8K	53.6K	
1.5V_1.35V	30.9K	69.8K	N17P_GDDR5
1.25V_1.35V	21K	80.6K	N18E_GDDR6
1.25V_1.2V	16.9K	137K	N18P-G62/G61(GDDRR6)
Fix 1.2V	15K	Open	N18P-G62/G61 MAX-Q (GDDR6)
Fix 1.25V	16.9K	Open	N18E-G0 MAX-Q (GDDR6)
Fix 1.35V	21K	Open	
Fix 1.5V	30.1K	Open	

Default setting


MEM_VDD_CTRL	FBVDDQ_MEM	MEM Type
1	1.25V	GDDR6
0	1.2V	
1	1.5V	GDDR5
0	1.35V	

PROJECT :G3JB
Quanta Computer Inc.

Size Custom Document Number
FBVDDQ_MEM(UP1666)

Date: Monday, April 20, 2020 Sheet 56 of 59


Rev 1A



For HW Throttling: Stuff condition: CPU45W & GPU>60W


The diagram illustrates a hardware throttling circuit for a system where the CPU is at 45W and the GPU is above 60W. The circuit is powered by a +3V5 supply. Key components include resistors PR1120 (10K_1%_2), PR1122 (10K_1%_2), and PR1124 (10K_1%_2). Transistors PQ1101A, PQ1101B, PQ1102A, and PQ1102B (all 2N7002KDW) are used for switching. The circuit is controlled by signals DC_PROCHOT_OFF, ACIN, DGPU_PROCHOT_EC#, H_PROCHOT#, and HWPRHOT1. The diagram is enclosed in a red dashed border.

Timing diagram showing the relationship between 1V8_AON, 1V8_MAIN, NVVDD, NVVDDS, PEX_VDD, and FBVDDQ signals. The signals are shown as horizontal lines that step up at different times, indicating their relative power-up sequence.



[illegible]

UPI OVR Setting	R1	R2
N18E G3 (150W+)	127	127
N18E G2 (115W to 130W)	143	143
100W to 110W	165	165
N18E-G0,N18E-G1 (75W to 90W) N18E-G2 MaxQ,N18E-G3 MaxQ	215	215
N18P G0 N18P G0 MaxQ N18E G0 MaxQ (70W or Lower)	357	357



[illegible]