Compal Confidential

TESLA 3A
DIS M/B Schematics Document

Intel SkyLake U Processor with DDR3L
Nvidia N16V-GM(920M)

2015-1-26

LA-D061P

REV :1.0

ZZZ BIVS3_PCB

Part Number	Description
DAZ1DD00100	PCB BIVS3 LA-D061P LS-C311P 02, A.2

U31@

ZZZ BIVE3_PCB

Part Number	Description
DAZ1DC00100	PCB 1DC LA-D061P REV0 M/B 2

E31@

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date 2012/07/12	Title: Cover Page

Size	Document Number	Rev
C	LA-D061P	0.3

Date: Tuesday, August 11, 2015 Sheet 1 of 52



Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: **MB Block Diagram**

Size	Document Number	Rev
C		0.3

Date: Friday, August 07, 2015 Sheet 2 of 52

Voltage Rails

State \ power plane	B+	+5VALW +3VALW	+1.5V	+5VS +3VS +1.35VS +1.0VS_VCCOPC +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.0VALW
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

BOM Structure Table

Item	BOM Structure
LAN 10/100 Transformer	100@
LAN Giga Transformer	GIGA@
For Giga LAN Chip	8111H@
For 10/100 LAN Chip	8107E@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NOISCT@
For DIS	DIS@
For UMA	UMA@
For TCM	TCM@
No TCM	NOTCM@
For Camera	CMOS@
For NFC Option	NFC@
For G-Senser BOSCH	GSB@
For G-Senser ST	GSST@
No G-Senser	NOGS@
G-Senser	GS@
For FP Option	FP@
For Keyboard backlight	KBL@
No Keyboard backlight	NOKBL@
For USB Charger	CHG@
No USB Charger	NOCHG@
For U31 Option	U31@
For E31 Option	E31@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@
For EMI	EMI@
For ESD	ESD@
No EMI	@EMI@
No ESD	@ESD@
For E31 PWR Button ESD	@E31ESD@
Connector	ME@
For VARM X76	GM_X76@
For Test Point	TP@
for CMC Debug	CMC@
for GT3	GT3@
for 2+3E power	23E@

ZZZ1 @ BARCODE_8X8

ZZZ3 @ BARCODE_12X4

ZZZ2 @ BARCODE_20X4

ZZZ4 @ BARCODE_10X10

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x 16h

EC SM Bus2 address

Device	Address
NCT7718W	1001 100x 98h

EC SM Bus4 address

Device	Address
BMA250E	0001 100X 18h

ME SM Bus address

Device	Address
NFC	0010 1000 28h

PCH SM Bus address

Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h

GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111x 9Eh

SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	DGPU	CRT RT2168	NFC	TP	PCH	G-SENSOR
SMB_EC_CK1 SMB_EC_DA1	NECP388 +3VALW	X	V +3VALW	V +19V_VIN	X	X	X	X	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	NECP388 +3VS	V +3VGS	X	X	V +3VS	X	V +3VS	X	X	X	X	V +3VS	X
SMB_EC_CK4 SMB_EC_DA4	NECP388 +3VALW	X	X	X	X	X	X	X	X	X	X	X	V +3VS
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	X	X	X	X	V +3VS	X	X	X	X	V +3VS	X	X
SML0CLK SML0DATA	PCH +3VALW	X	X	X	X	X	X	X	X	V +3VS	X	X	X
SML1CLK SML1DATA	PCH +3VALW	X	X	X	V +3VS	X	X	V +3VS	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB 2.0 Port Table

Port	External USB Port
1	USB2/3 MB(IO_Port1)
2	USB2/3 MB(IO_Port2)
3	FingerPrint(For E31)
4	USB2 IO Board(Charger)
5	Camera
6	CardReader IO Board(Right)
7	NGFF WLAN+BT

USB 3.0 Port Table

Port	
1	USB2/3 MB(IO_Port1)
2	USB2/3 MB(IO_Port2)
3	
4	
5	
6	

SATA Port Table

Port	
0	HDD
1	

PCIE Port Table

Port	Lane	
1	1	
2	2	GPU
3	3	
4	4	
5		LAN
6		NGFF WLAN+BT
7		
8		
9		
10		

Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: Notes List

Size: C | Document Number: LA-C311P | Rev: 0.3

Date: Friday, August 07, 2015 | Sheet 3 of 52

BIVS3/ VE3 -PowerMap_SKL-U22_DDR3L_Volume_NON CS]



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2013/11/19	Deciphered Date	2015/12/31
Title	Power MAP		
Size	Document Number		Rev 0.1
Date: Friday, August 07, 2015	Sheet 4 of 52		

[AAX05-PWR Sequence_SKL-U22_DDR3L_Volume_NON CS]

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: Power Sequence

Size	Document Number	Rev
		0.1

Date: Friday, August 07, 2015 Sheet 5 of 52

SOC_DP1_CTRL_DATA(Internal Pull Down):

Display Port B Detected

0 = Port B is not detected.

1 = Port B is detected. ==> Default





< Compensat i on PUFor eDP >



Trace width=20 mils, Spacing=25mil, Max length=100mils



< PU/PD for CMC Debug >

UC1 SA000092NA0 S IC FJ8066201931104 SR2EU D1 2.3G C38! CPUi3_MP@

UC1 SA000092OA0 S IC FJ8066201930409 SR2EY D1 2.3G C38! CPUi5_MP@

UC1 SA000092P80 S IC FJ8066201930408 SR2EZ D1 2.5G C38! CPUi7_MP@

UC1 SA000092N60 S IC FJ8066201931104 QJKR D1 2.3G BGA CPUi3_SUP@

UC1 SA000092O60 S IC FJ8066201930409 QJKP D1 2.3G BGA CPUi5_SUP@

UC1 SA000092P40 S IC FJ8066201930408 QJKK D1 2.5G BGA CPUi7_SUP@

UC1 SA000093750 S IC FJ8066201931008 QJKX D1 1.6G BGA CPUCL_SUP@

UC1 SA000093630 S IC FJ8066201931006 QJKV D1 2G BGA CPUCH_SUP@

UC1 SA000094240 S IC FJ8066201930905 QJKT D1 2.1G BGA CPUPT_SUP@

UC1 SA000092N20 S IC FJ8066201931104 QJFC D0 2.3G FCBGA CPUi3@

UC1 SA000092O20 S IC FJ8066201930409 QJ8N D0 2.3G FCBGA CPUi5@

UC1 SA000092P10 S IC FJ8066201930408 QJ8L D0 2.5G FCBGA CPUi7@

UC1 SA000093720 S IC FJ8066201931008 QJ8S D0 1.6G C38 CPUCL@

UC1 SA000093620 S IC FJ8066201931006 QJ8R D0 2G BGA C38 CPUCH@

UC1 SA000094200 S IC FJ8066201930905 QJ8Q D0 2.1G C38 CPUPT@

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(1/12)DDI,EDP,MISC,CMC

Size: Custom | Document Number: LA-C851P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 6 of 52

Interleaved Memory



< For ODT & VTT Power Control >

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.			
Title	SKL-U(2/12)DDR3L		
Size Custom	Document Number LA-D061P		Rev 0.1
Date: Friday, August 07, 2015	Sheet 7	of 52	

SML0ALERT# (Internal Pull Down):

eSPI or LPC

0 = LPC is selected for EC ==> Default

1 = eSPI is selected for EC







Follow 543016_SKL_U_Y_PDG_0_9

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(3/12)SPI,SMB,LPC,ESPI

Size	Document Number	Rev
Custom	LA-D061P	0.1

Date: Friday, August 07, 2015 Sheet 8 of 52





Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(4/12)HDA,EMMC,SDIO,CSI2

Size: Custom | Document Number: LA-D061P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 9 of 52



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(5/12)CLK,PM,GPIO

Size	Document Number	Rev
Custom	LA-D061P	0.1

Date: Friday, August 07, 2015 Sheet 10 of 52

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default

1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This funct i oni s usef ul when running ITP/XDP.

GSPI1_MOSI (Internal Pull Down):

Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode









Funct i on	DGPU_PRSNT# (GPP_C15)
DIS	0
UMA Only	1



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(6/12)GPIO,I2C,GSPI

Size: Custom | Document Number: LA-D061P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 11 of 52



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: **SKL-U(7/12)PCIE,USB,SATA**

Size	Document Number	Rev
Custom	LA-D061P	0.1

Date: Friday, August 07, 2015 Sheet 12 of 52

+1.0VALW TO +1.0V_VCCST



+1.8VALW TO +1.8VS



+1.0VALW TO +1.0VS_VCCIO





change pakage of 1U from 0201 to 0402



change pakage of 1U from 0201 to 0402



change pakage of 10U from 0402 to 0603

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.			
Title: SKL-U(8/12)Power			
Size: Custom	Document Number: LA-D061P		Rev: 0.1
Date: Friday, August 07, 2015	Sheet 13 of 52		



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.			
Title: SKL-U(9/12)Power			
Size: Custom	Document Number: LA-D061P		Rev: 0.1
Date: Friday, August 07, 2015	Sheet 14 of 52		



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(10/12)Power,SVID

Size	Document Number	Rev
Custom	LA-D061P	0.1

Date: Friday, August 07, 2015 Sheet 15 of 52



Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(11/12)GND

Size: Custom | Document Number: LA-D061P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 16 of 52



Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1 0

Stuff 100K(RC99) for CannonLake U

Un-stuff 100K(RC99) for SkyLake U

For 2+3e Solution
LPM_ZVM#
PM_MSM#

Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: SKL-U(12/12)CFG,RSVD

Size: Custom | Document Number: LA-D061P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 17 of 52

Reverse Type

2-3A to 1 DIMMs/channel

D/DQ Signals link to CPU
- DDR_A_DQS#[0..7]
- DDR_A_D[0..63]
- DDR_A_DQS[0..7]

CMD Signals from CPU
- DDR_A_MA[0..15]
- DDR_A_BS0
- DDR_A_BS1
- DDR_A_BS2
- DDR_A_WE#
- DDR_A_CAS#
- DDR_A_RAS#

Clock Signals from CPU
- DDR_A_CLK0
- DDR_A_CLK#0
- DDR_A_CLK1
- DDR_A_CLK#1

CTL Signals from CPU
- DDR_A_CKE0
- DDR_A_CKE1
- DDR_A_CS#0
- DDR_A_CS#1

SMBUS Signals link to CPU
- PCH_SMB_DATA
- PCH_SMB_CLK

From SOC ODT Signals to CH A
- DDR_A_ODT0
- DDR_A_ODT1

Layout Note:
Place near JDIMM1

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket

Layout Note:
Place near JDIMM1.203,204

Layout Note:
Place near JDIMM1.199

Address : 00
- DDR_A_SA0
- DDR_A_SA1

+0.675V_DDRA_VREFDQ — 10mils — CD1 2.2U_0402_6.3V6M, CD2 0.1U_0201_10V K X5R

JDIMM1
LCN_DAN06-K4406-0103
ME@

DDR_DRAMRST# — CD3 100P_0402_50V8J @ESD@

+0.675V_DDR_VREFCA — 10mils — CD22 2.2U_0402_6.3V6M, CD23 0.1U_0201_10V K X5R

+0.675VS, +3VS, +0.675VS_VTT

ESD

+1.35V — CD4 @ESD@, CD8 @ESD@ — 0.1U_0201_10V K X5R

+1.35V — RD10 1.8K_0402_1% — +0.675V_DDR_VREFCA
RD11 1 — 2 0_0402_5% — +0.675V_VREFCA
CD49 @ 0.022U_0402_16V7K
RD12 1.8K_0402_1%
RD13 @ 24.9_0402_1%

Place near to SO-DIMM connector

+1.35V — RD2 1.8K_0402_1% — +0.675V_DDRA_VREFDQ
RD3 1 — 2 0_0402_5% — +0.675V_A_VREFDQ
CD24 @ 0.022U_0402_16V7K
RD4 1.8K_0402_1%
RD5 @ 24.9_0402_1%

Place near to SO-DIMM connector

Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31

Compal Electronics, Inc.

Title: DDR3L DIMMA

Size: Custom | Document Number: LA-D061P | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 18 of 52



Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: NV(1/5)-PCIE

Size: C | Document Number: LA-D061P | Rev: 0.3

Date: Friday, August 07, 2015 | Sheet 19 of 52



Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: **NV(2/5)-IFP ABCDEF DAC XTAL**

Size	Document Number	Rev
Custom	LA-D061P	0.3

Date: Friday, August 07, 2015 | Sheet 20 of 52



Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: **NV(3/5)-POWER**

Size	Document Number	Rev
C	LA-D061P	0.3

Date: Friday, August 07, 2015 Sheet 21 of 52

+1.0VALW to +1.0VS_VGA



+3VS to +3VS_VGA



FROM 0.1U 0402 16v to 0.1U 0201 10v

Sequence have to be re-check.

+1.35V to +1.35V_VGA



GPU Power Discharge



Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.			
Title	DGPU_DC/DC Interface		
Size	Document Number		Rev 0.3
Date: Friday, August 07, 2015		Sheet 22 of 52	



N16V-GM Binary Staps

Item	N16V-GM-S
Device ID	0X1299
Package	GB2-64
Internal P/N	GK208-620,28nm
ROM_SI	Refer to N16x_RAM_Straps table
ROM_SO	0x8, 5K pull up for Optimus
ROM_SCLK	0x1000,0x8, 4.99Kohm pull up
Strap0	User Strap, 0x5, 45kohm pull up
Strap1	GPIO Pull Config, 0x1, 45kohm pull down
Strap2	Device_ID, 0x1001_10Kohm pull UP
Strap3	0x0 for Optimus, 5kohm pull low
Strap4	0x0111, 45kohm pull down(PCIE_SPEED_CHANGE=1)
Open_VRG SKU	Config 8[PSI not supported]
NVVDD Boot Voltage	0.9V

GPU	VRAM Vendor	Type	FBVDO/FBVDDQ	Memory Density	Configuration	VRAM P/N	Max Speed CLK	D/C Mini	Die-Revision	RAM_CFG	ROM_SI	Status
N16V-GM-S	DDR3L											
	Hynix	DDR3L	1.35V/1.35V	128MX16	Single Rank or Single Rank Stuffing for Dual Rank	H5TC2G63FFR-11C	900Mhz	NA	F-Die	0x8	PU 20K	Production ready
	Micron	DDR3L	1.35V/1.35V	128MX16		MT41J128M16JT-093G:K	900Mhz	1322	K-Die	0X8	PU 4.99K	Production ready
	Samsung	DDR3L	1.35V/1.35V	128MX16		K4W2G1646Q-BC1A	900Mhz	NA	Q-Die	0X7	PD 45.3K	Production ready
	Hynix	DDR3L	1.35V/1.35V	256MX16		H5TC4G63CFR-N0C	900Mhz	NA	C-Die	0X0	PD 4.99K	Production ready
	Micron	DDR3L	1.35V/1.35V	256MX16		MT41J256M16HA-093G:E	900Mhz	NA	E-Die	0XD	PU 30.1K	Production ready
	Samsung	DDR3L	1.35V/1.35V	256MX16		K4W4G1646E-BC1A	900Mhz	NA	E-Die	0X2	PD 15K	Production ready

N16V-GM VRAM Straps: RAM_CFG (3..0) [ROM_SI (3..0)]

ZZZ — Hynix 2G — H2G@ — Part Number = X7661138L21

ZZZ — Samsung 2G — S2G@ — Part Number = X7661138L22

ZZZ — Micron 2G — M2G@ — Part Number = X7661138L23

Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: NV(4/5)-GPIO/Strap

Size: Custom | Document Number: LA-D061P | Rev: 0.3

Date: Friday, August 07, 2015 | Sheet 23 of 52



6.1.10 Memory ODTx, CKEx, and RST Termination

DDR3 requires Memory Termination on CKEx, ODTx and Memory Reset (RST). Table 6-8 describes the required termination.

Table 6-8. Memory ODTx, CKEx, and RST Termination

DDR3 Command Bit	Default Pull-Down
ODTx	10 k
CKEx	10 k
RST	10 k
CS*	No Termination

Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: **NV(2/5)-MEMORY FBA**

Size	Document Number	Rev
Custom	LA-D061P	0.3

Date: Friday, August 07, 2015 Sheet 24 of 52

Memory Partition A - Upper 32 bits [64..32]



Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.

Title: VRAM_DDR3_A Upper

Size	Document Number	Rev
Custom	LA-D061P	0.3

Date: Friday, August 07, 2015 | Sheet 25 of 52

Memory Partition A – Lower 32 bits [31..0]

Table 6-3 lists the Mode D command mapping and Table 6-4 on page 91 lists Mode E.

Table 6-3. Mode D Command Mapping

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	CS0*	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE*	WE*
FBx_CMD14	A15	A15
FBx_CMD15	CAS*	CAS*

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD16		CS0*
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS*	RAS*
FBx_CMD31		
FBx_CMD32		
FBx_CMD33[1]		
FBx_CMD34	DBG0[2]	
FBx_CMD35	DBG1[2]	

Notes:
1. Not available in GB2B-64 package.
2. GPU debug pins; not connected to DRAM. See section 6.1.11









6.1.3 DDR3 Frame Buffer Command Mapping

N15x GPUs have generic FBx_CMD[35:0] pins that connect to the memory command/address pins. To optimize the layout for different memory types and packages, the GPUs support different mapping modes (Table 6-2). Choosing the best command mapping will help simplify layout and allow you to reduce layer count and/or area.

Table 6-2. Support Command Mapping by GPU Package

Packages	Supported CMD Mapping for DDR3	Benefits
GB2B-64 GB4B-128	D	Mode D is optimized for N15x using DDR3 memory in the BGA96 package and is supported for single rank designs. Using this mode will allow routing in four signal layers[1]. This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2B-64 GB4B-128	E	Mode E is optimized for DDR3 dual rank designs.
Note: [1]Not including two additional layers for power planes.		

Security Classification	Compal Secret Data		
Issued Date	2011/07/15	Deciphered Date	2012/07/15

Compal Electronics, Inc.			
Title: VRAM_DDR3_A Lower			
Size: Custom	Document Number: LA-D061P		Rev: 0.3
Date: Friday, August 07, 2015		Sheet 26 of 52	



		POL_SCL	
		0	1
POL_SDA	0	X	EP
POL_SDA	1	ROM	EEPROM

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/08/16	Deciphered Date	2015/08/16
Title	DP to VGA - RTD2168		
Size C	Document Number LA-D061P		Rev 0.3
Date: Friday, August 07, 2015	Sheet 27 of 52		



Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.			
Title	eDP / Camera		
Size C	Document Number LA-D061P		Rev 0.3
Date: Friday, August 07, 2015	Sheet 28 of 52		

EMI

Near JHDMI1

change to 8.2 from 10

chage to EMI@ from @



EMI

For CRT and HDMI

ESD

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Title	HDMI		
Size C	Document Number LA-D061P		Rev 0.3
Date: Friday, August 07, 2015	Sheet 29 of 52		

ALC3240



Input



Output



ESD protection needs to be placed near connector side



+5VS → +5VDDA_CODEC



Each Platform Power Net Support List:

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
	1.5V(S0)	1.8V(S0)	3.3V(S0)	5V(S0)	3.3V(S0~S5)
Intel Broadwell	V	X	V	V	V
Intel Skylake	X	V	V	V	V

Each Platform HDA Link Voltage Support (Pin 8):

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V

+3VS → +IOVDD_CODEC



+3VS → +3VDD_CODEC



PC Beep



EMI



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/08/04	Deciphered Date	2015/08/04

Title	HD Audio Codec_ALC3240		
Size C	Document Number LA-D061P		Rev 0.3
Date: Friday, August 07, 2015		Sheet 30 of 52	

HDD



NFC



SMB Address: 0010 1000

APS (G-Sensor)



SMB Address: 0001 100X

TPM



Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: HDD/TPM/APS/NFC

Size	Document Number	Rev
C	LA-D061P	0.3

Date: Friday, August 07, 2015 | Sheet 31 of 52

NGFF for WLAN / BT(Key E)



Note: The real behavior of BT_DISABLE are
BT_DISABLE=LOW, BT=OFF
BT_DISABLE=HIGH, BT=ON

Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.			
Title: NGFF WLAN / BT			
Size	Document Number: LA-D061P		Rev: 0.3
Date: Friday, August 07, 2015	Sheet 32 of 52		

Thermal Sensor







Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: **FAN / Thermal Senser**

Size	Document Number	Rev
C	LA-D061P	0.3

Date: Friday, August 07, 2015 Sheet 33 of 52

Power But t on LE D



Touch Pad



Keyboard Backlight



Keyboard



Hall Senser & But t on



For Debug



Power But t on For E31



Power But t on For S31



NOVO But t on





Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.		
Title	KBL/KBD/LED/TP/HS Conn.	
Size C	Document Number LA-D061P	Rev 0.3
Date: Friday, August 07, 2015	Sheet 34 of 52	

Finger Print



USB Charge





E31 USB Charge switch



U31 USB Charge switch



IO CONN



EMI



ESD



USB3.0_Port

EMI

Add resistor



Place TX AC coupling Cap (C168,169~171& 173). Close to connector







Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: USB2 / USB3 / FP / IO Board

Size: Custom | Document Number: LA-C311P | Rev: 0.3

Date: Friday, August 07, 2015 | Sheet 35 of 52


+3VALW
+3VLP
+3VALW_EC
+EC_VCCA
ECAGND
EMI
ESD
PWM Output
LPC & MISC
AD Input
DA Output
PS2 Interface
GPIO
Int. K/B Matrix
SPI Flash ROM
SM Bus
PECI
NPCE388NA1DX LQFP 128P KBC
KBL_SELECT
Funct i on
KBL_ID
KBL
1
NO KBL
0
USB Charger
CHG_ID
CHG
NO CHG
Share ROM
Compal Secret Data
Issued Date
2011/06/24
Deciphered Date
2012/07/12
Compal Electronics, Inc.
EC NPCE388
LA-C311P
Rev 0.3
Friday, August 07, 2015
Sheet 36 of 52





	1.0V Source	LL1	CL16,CL17	CL9,CL10	RL11	CL15
RTL8111H	LDO	X	X	X	O	O
RTL8107E	LDO	X	X	X	O	O

Please refer to the table above when using different 1.0V supply source.















UL2
SA000086300
S IC RTL8107E-CG QFN 32P E-LAN CTRL
8107E@

UL2
SA000080P00
S IC RTL8111H-CG QFN 32P E-LAN CTRL
8111H@











Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: LAN_RTL8111H / RTL8107E

Size: C | Document Number: LA-D061P | Rev: 0.3

Date: Friday, August 07, 2015 | Sheet 37 of 52





For +1.8VALW Discharge



For +0.675VS Discharge



EMI



Security Classification	Compal Secret Data		
Issued Date	2014/09/01	Deciphered Date	2015/09/01

Compal Electronics, Inc.

Title: DC to DC

Size	Document Number	Rev
C	LA-D061P	0.1

Date: Friday, August 07, 2015 Sheet 38 of 52



ADP_ID

AC Adapter	65W	45W
R(ohm)	287	118
ADP_ID(V)	0.913	0.448
Detection voltage	0.693~1.134	0.234~0.663

Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: **PWR DCIN / RTC Battery**

Size	Document Number	Rev
Custom	BE_BDW	0.2

Date: Friday, August 07, 2015 Sheet 39 of 52



PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



ADP_SET1 =0 is 45W
ADP_SET1 =1 is 65W

65W : 85W active, 65W recovery(vcin1_adp_procheot 0.7647V)
45W : 65W active, 45W recovery(vcin1_adp_procheot 0.6923V)

Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: **PWR-BATTERY CONN/OTP**

Size	Document Number	Rev
Custom	BE_BDW	0.2

Date: Friday, August 07, 2015 | Sheet 40 of 52



Vin Dectector	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

VILIM = 20*ILIM*Rsr
ILIM = 3.3*100/(316+100)/20/0.01
= 3.966 A

Design Notes
For 65 /90W system, 3S1P/3S2P battery
Maximum Charging current 3A
Maximum Battery discharge power 55W
#Register Setting
1. 0X12 bit2 set 1 (default 0) to enable turbo boost function
2. Disable turbo when AC only
#Circuit Design
1. ILIM pull high voltage need base on 3/5V enable control
2. Use 7X7 choke and 3X3 H/L side MOSFET
Charge current 3A
Power loss : 1.79W (H/S=0.227W,L/S=1.2738W,Choke=0.297W)
Power density : 0.61 (23X16)
#Protect function
1. ACOVP : VCC voltage > 24V
2. Charger timeout : No communication within 175s(default)
3. ACOC : 3.33 X Input current DAC setting (default:Disable)
4. CHGOCP : based on charge current setting
5. BATOVP : 103-106%
6. BATLOWV : 2.6V
7. TSHUT : 155C
8. IFAULT HI : 750mV (default:Disable)
9. IFAULT LOW : 230mV (default)

Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: BQ24780

Size: Custom | Document Number | Rev: 2.0

Date: Friday, August 07, 2015 | Sheet 41 of 52

EN1 and EN2 dont't floating

Change 3V5V_EN to 3VALW_EN

B+

EMI@ PL401 HCB2012KF-121T50_0805

+19VB_3V

PU401 SYX196BQNC_QFN10_3X3

EN2 EN1 IN FB BS LX GND OUT PG LDO

3V5V_EN

3V_FB

BST_3V

PR405 2.2_0603_5%

PC424 0.1U_0603_25V7K

PC403 0.01U_0402_25V7K

PR403 1K_0402_5%

ENLDO_3V5V

PR401 499K_0402_1%

PR404 150K_0402_1%

B+

LX_3V

PL402 1.5UH_PCMB053T-1R5MS_6A_20%

+3VALWP

PC408 22U_0603_6.3V6M

PC409 22U_0603_6.3V6M

PC410 22U_0603_6.3V6M

PC411 22U_0603_6.3V6M

@EMI@PC401 0.1U_0402_25V6

EMI@PC405 2200P_0402_50V7K

PC406 10U_0805_25V6K

@PC407 10U_0805_25V6K

38,44 3V/5VALW_PG

PR402 100K_0402_1%

+3VLP

+3VLP

PC412 4.7U_0603_6.3V6M

@EMI@PR406 13V_8N 4.7_1206_5%

@EMI@PC413 680P_0603_50V7K

Check pull up resistor of SPOK at HW side

3.3V LDO 150mA~300mA

Vout is 3.234V~3.366V

TDC=6A

35,36 EC_ON

36 VCOUT0_MAIN_PWR_ON

PR407 2.2K_0402_5%

@PR408 0_0402_5%

EC VDD0 is +3VL, PC13 UNPOP

EC VDD0 is +3VALW, PC13 POP

EN1 and EN2 dont't floating

3V5V_EN

PR410 1M_0402_1%

PC414 4.7U_0402_6.3V6M

+3VALWP

@PJ401 JUMP_43X118

+3VALW

B+

EMI@ PL403 HCB2012KF-121T50_0805

+19VB_5V

PU402 SYX196C1QNC_QFN10_3X3

EN IN FB BS LX GND VCC OUT PG LDO

5V_EN

5V_FB

BST_5V

PR415 @0_0402_5%

3V5V_EN

PC415 6800P_0402_25V7K

PR412 1K_0402_5%

PR413 2.2_0603_5%

PC417 0.1U_0603_25V7K

LX_5V

PL404 2.2UH PCMB053T-2R2MS 5.5A

+5VALWP

PC422 22U_0603_6.3V6M

PC423 22U_0603_6.3V6M

PC424 22U_0603_6.3V6M

PC425 22U_0603_6.3V6M

PC428 22U_0603_6.3V6M

@PC431 22U_0603_6.3V6M

@PC430 22U_0603_6.3V6M

PC416 10U_0805_25V6K

PC418 10U_0805_25V6K

EMI@PC419 2200P_0402_50V7K

@EMI@PC420 0.1U_0402_25V6

5V_VCC

PC421 4.7U_0603_6.3V6M

VL

PC426 4.7U_0603_6.3V6M

@EMI@PR414 15V_8N 4.7_1206_5%

@EMI@PC427 680P_0603_50V7K

Vout is 4.998V~5.202V

TDC=6A

5V LDO 150mA~300mA

+5VALWP

@PJ402 JUMP_43X118

+5VALW

Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: +3VALW/+5VALW

Size: Custom | Document Number: BE_BDW | Rev: 2.0

Date: Friday, August 07, 2015 | Sheet 42 of 52



Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: RT8207M

Size: Custom | Document Number: BE_BDW | Rev: 2.0

Date: Friday, August 07, 2015 | Sheet 43 of 52



Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: +1.8V_PRIM

Size	Document Number	Rev
Custom	Z_SKL	0.1

Date: Friday, August 07, 2015 | Sheet 44 of 52

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=1.01V

Compal Electronics, Inc.

Title: **+1.0VS**

Size	Document Number	Rev
C	Z_SKL	0.1

Date: Friday, August 07, 2015 Sheet 45 of 52

Module model information

NB681_V1.mdd

EN Mode Voltage on EN
Ultra Sonic Mode 1.3v<EN<1.7v
Normal Mode 2.3v<EN<3.3v



Table 3—Control Bit Definitions

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPCH	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2

Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Title: +1.0VS_VCCOPC

Size: Custom | Document Number | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 46 of 52

CPU CORE

Module model information

NCP81208_V1A.mdd for IC portion

NCP81208_V1B.mdd for SW portion

Copy the schematic to new page,
the co-lay location maybe changed.

IccMAX@SA= 5A
RIccMAX@SA= 15.8K ---->PRI65

RIccMAX@SA= IccMAX*2V/10uA/64A

IOUTSP@SA= 5A
RIOUTSP@SA=69.8K ---->PRI14

RIOUTSP= 2V/(gm*(Rth+RCSSP)*ICCMAX*DCR
/(RPHSP+Rth+RCSSP))

OCP@SA= 9.5A
RLIMSP@SA=24K ---->PRI5

RLIMSP= 1.3V/(gm*(Rth+RCSSP)*IoutLIMIT*DCR
/(RPHSP+Rth+RCSSP))

Load line@SA= 10.3m
RDRPSP@SA=1.78K ---->PRI4

RDRPSP= Load line*(RPHSP+Rth+RCSSP)
/(gm * DCR) /(Rth+RCSSP)

RIOUT@GT:
U23e = 22.1K PRI23
U22 = 25.5K PRI23
U23E@ PRI23
22.1K_0402_1%

RPH@GT:
U23e = 130K PRI30,PRI38
U22 =84.5K PRI30,PRI38(De-pop)
U23E@ U23E@
PRI30 PRI38
130K_0603_1% 130K_0603_1%

For U22:
PRI43=De-pop
For U23e:
PRI43,PRI38=Pop

For U22:
PRI47=2K, PRI54=De-pop
For U23e:
PRI47,PRI54=2K

U22 OCP@GT= 40A
RLIM@GT=12.4K ---->PRI39
U23e OCP@GT= 62A
RLIM@GT=12.4K ---->PRI39

RLIM= IoutLIMIT * Load line/10

U22 IccMAX@GT= 31A
RIccMAX2ph= 48.7K ---->PRI63
U23e IccMAX@GT= 56A
RIccMAX2ph= 87.6K ---->PRI63

RIccMAX2ph= (IccMAX2Ph+32)*200K Ohn/ 127

U22 Iout@GT= 31A
RIOUT@GT=25.5K ---->PRI23
U23e Iout@GT= 56A
RIOUT@GT=22.1K ---->PRI23

RIOUT= 2* RLIM /(10 *IOUTICCMAX * Load line)

U22 Load line@GT= 3.1m
RPH@GT=84.5K ---->PRI30,PRI38
U23e Load line@GT= 2m
RPH@VGT=130K ---->PRI30,PRI38

Load line= (RCS2+(RCS1*Rth/(RCS1+Rth)))
*IOUTTOTAL * DCR/RPH

For U22:
PCI23=De-pop
For U23e:
PCI23=0.1u

472mV/120uA=3.933K
Active Point110 degreeC = 4.206K

NCP81208 Operating Frequency Rosc=24K
I/A and GT are 450KHz and SA is 450KHz

RIccMAX2ph:
For U22:
PRI63=48.7K
For U23e:
PRI63=90.9K
PRI63 U23E@
90.9K_0402_1%

VBOOT:
22.1K for debuge setting.

472mV/120uA=3.933K
Active Point110 degreeC = 4.206K

U22 Load line@VCORE= 2.35m
RDRPSP@VCORE=2.1K ---->PRI56
U23e Load line@VCORE= 2.1m
RDRPSP@VCORE=1.87K ---->PRI56

RDRPSP= Load line*(RPHSP+Rth+RCSSP)
/(gm * DCR) /(Rth+RCSSP)

IccMAX@VCORE= 28A
RIccMAX@VCORE= 87.6K ---->PRI64

RIccMAX@VCORE= IccMAX*2V/10uA/64A

IOUTSP@VCORE= 28A
RIOUTSP@VCORE=64.9K ---->PRI42

RIOUTSP= 2V/(gm*(Rth+RCSSP)*ICCMAX*DCR
/(RPHSP+Rth+RCSSP))

OCP@VCORE= 35A
RLIMSP@VCORE=33.4K ---->PRI53

RLIMSP= 1.3V/(gm*(Rth+RCSSP)*IoutLIMIT*DCR
/(RPHSP+Rth+RCSSP))

Title	NCP81208
Size	Document Number / Rev 0.1
Date: Friday, August 07, 2015	Sheet 47 of 52

CPU POWER STAGES



Title	Power Stage
Size	Document Number / Rev 0.1
Date: Friday, August 07, 2015	Sheet 48 of 52

VCC_CORE Place on CPU Back Side @ V09
22U_0603 * 28 pcs +1U_0201*35 pcs

VCC_GT Place on CPU Back Side @ V09
22U_0603 * 29 pcs +1U_0201*12 pcs



VCC_SA Place on CPU Back Side @ V09
22U_0603 * 9 (4 CPU back+8 outside)pcs + 1U_0201*7



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date	2012/07/12
Title	PWR-PROCESSOR_DECOUPLING		
Size C	Document Number		Rev 0.1
Date: Friday, August 07, 2015	Sheet 49 of 52		

3.PWM-VID Spec and component Values

PWM-VID Spec		Config A	Config B
Vmin		0.6V	0.6V
Vmax		1.2V	1.2V
Vboot		0.875V	0.9V
Voltage step		6.25mV	6.25mV
N of Voltage level		96	96
Rrefadj	PR806	39K	20K
Rref1	PR803	39K	20K
Rboot	PR805	1.5K	2K
Rref2=PR20+PR21	PR809	30K	18K
	PR812	1.5K	0
C	PC829	1.5nf	2.7nf

Vboot=Vvref*Rref2/(Rref1+Rref2+Rboot)
Rt=Rrefadj // (Rboot+Rref2)
Vmin= Vvref*[Rref2/(Rref2+Rboot)]*[Rt/(Rref1+Rt)]
Vmax=Vvref*Rref2/[(Rref1//Rrefadj)+Rboot+Rref2]
Vout=Vmin+N*Vstep
Vstep=(Vmax-Vmin)/Nmax

Remark:
1. Switching frequency setting:(Ton pin)
Fsw=(Vin-0.5)/(2*Vin*Rton*3.2p)
=448Khz

2. Soft-Start:(SS pin)
SS time (Internal) is 0.7ms (PC18 un-pop)
SS time(External): (PC18 pop)
Tss=(Css*Vrefin)/Iss+2.3ms
=0.01U*0.9V/5uA+2.3ms=4.1ms

PWM VID and Output voltage control
1.Boot mode
2.Standby mode (don't support)
3.Normal mode

4.Current Limit threshold setting
Rocset= (Ivalley * Rds(on) + 40 mV) / 10uA

I_ripple=(20-1.028)*1.028/(448Khz*0.22u*20)=9.89A

OCP=54A/2=27A per phase
Ivalley=27A-9.89A/2=22.055A

H-side MOS:TPCA8065
Rds(on):
11.7mohm@Vgs=10V
9.4mohm@Vgs=4.5V
Id :16A@Ta=25 degC

L-side MOS:TPCA8057
Rds(on):
2.0mohm@Vgs=10V
2.6~3.2mohm@Vgs=4.5V
Id :42A@Ta=25 degC

Choke: 0.36uH (Size:10*10*4)
Rdc=1.1mohm +-5%
Heat Rating Current=30A
Saturation Current=50A

C=3*330uF (9mohm)=990uF
Vripple=Iripple*ESR(min)=9.89A*3mohm=29.67mV

5.OpenVReg Configurations:(PSI pin)

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V





+VGA_CORE
EDP-Continuous 29.62A
EDP-Peak 40.97A
OCP min A

Security Classification	Compal Secret Data		
Issued Date	2013/10/24	Deciphered Date	2014/11/14

Compal Electronics, Inc.

Title: PWR-+VGA_CORE

Size	Document Number	Rev
Custom		0.2

Date: Friday, August 07, 2015 Sheet 50 of 52

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	For cost down		Change 0 ohmn to short pad	2015.04.22	SIV
2	Layout space for RF solution	P40	Change PQ302 to AON7506 3X3 for RF solution	2015.04.22	SIV
3	Change +1.0VS_VCCOPCP solution	P45	Use NB681 IC for 1.0VS_VCCOPCP	2015.04.22	SIV
4	Down size	P40	Change PC314 from 2.2u_0805 to 2.2u_0603	2015.04.27	SIT
6	CPU transient	P46	Change PRI7 to 1k and PCI8 to 2200p and PRI14 to 68.1k and PCI11 to 3300p and PRI20 to 470 ohmn and PCI18 to 820p and PCI26 to 0.22u and PCI24 to 3300p	2015.04.27	SIT
7	Combin VCIN1 function to charger IC	P39	UM mount PR217 PR223 PR221 PQ203	2015.04.27	SIT
8	EMI reguest	P48	Reserve PC1435 PC1436 PC1437	2015.04.27	SIT
9	RTC circuit	P38	Reserve PR107	2015.04.27	SIT
10	RF rguest	P45	VR_PWRGD reserve PCI36 on	2015.04.27	SIT
11	change highside mos for cost	P40 P42	Change PQ305 PQ306 PQ501 to AON7508 for main source	2015.04.27	SIT
12	EMI reguest	P46	Add PCI36 for VR_PWRGD	2015.05.29	SIT
13	Change RTC Voltage	P38	Change PR105 form 1k to 1.5k	2015.06.03	SIT
14	Change CPU C and R	P46	Change PRI30 to 86.6K PCI19 to 82P PRI42 to 59K PCI21 to 8200P	2015.07.14	SVT
15					
16					
17					

Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12

Compal Electronics, Inc.

Title: PIR (PWR)

Size: Custom | Document Number: Z_BDW | Rev: 0.1

Date: Friday, August 07, 2015 | Sheet 51 of 52

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	Analog G-enseor bypass to EC	36	Remove RV18,RV23,RV27	2015/03/18	SIV=>SIT
2	Reserve OC pin of U9,U10,U12	35	Add R181,R213,R185 and reserve	2015/03/18	SIV=>SIT
3	Audio codec power plant correction	30	Add RA9(0ohm 0603) to +1.8V power plan for +IOVDD_CODEC option	2015/03/18	SIV=>SIT
4	For solve hang up logo issue	14 9	1.Change RC86 from short pad to 0 ohm and add RC115(0ohm) to 3VALW for +3V_1.8V_HDA option. 2.Add RC116(0ohm) to HDA_SDOUT	2015/03/18	SIV=>SIT
5	Add clip pad and capacitor for RF request	33	Add CLIP1~CLIP11,C1212,C1213,C1217,C1218	2015/04/16	SIV=>SIT
6	Delete capacitor for RF requestment	18	1.Remove CD10,CD12,CD14,CD17,CD5,CD6,CD7,CD21 2.Add CD21,CD31,CD32(10U 0402) leave them empty. 3.Change CD13,CD15,CD16,CD18,CD19,CD20 of pakage from 0603 to 0402.	2015/04/16	SIV=>SIT
7	For 2+3E power	17	Modify +1.0VS_VCCOPCP power	2015/04/20	SIV=>SIT
8	Crystal vendor recommend load capacitance	20 10 10	1. CV36, CV37 modify to 12pF 2. CC4, CC5 modify to 15pF YC2(32.678kMZ 12.5PF) change to 32.678kMZ 9PF and CC4,CC5 change to 8.2PF	2015/04/20	SIV=>SIT
9	For ESD requestment	10 36	Add CA46,CA47,CA48,CA49 and reserve	2015/05/12	SIV=>SIT
10	Crystal vendor recommend load capacitance	20	CV36, CV37 modify to 15pF	2015/07/13	SIT=>SVT
11	For RF requestment	14 14 9	1.Remove RC86,CC52,CC53 2.LC1 change pakage form 0603 to0402 3.+3V_1.8V_HDA net change to +3VALW	2015/07/13	SIT=>SVT
12	for MFG requestment remove co-lay	29 35	Remove R196,R222,L13,L15,R227,R229,L17,L18,LH8,LH9,LH10,LH11	2015/07/13	SIT=>SVT

Compal Electronics, Inc.
Title: PIR (HW)
Size: Custom | Document Number: LA-C311P | Rev: 0.3
Date: Friday, August 07, 2015 | Sheet 52 of 52