



Page 01: Block Diagram
Page 02: Coflake(GP2GT)
Page 03: Coflake(G2BA)
Page 04: Coflake(GMD/Display)
Page 05: Coflake(Power1)
Page 06: Coflake(Power2)
Page 07: Coflake(Power3)
Page 08: DDR4 SODIMM A0
Page 09: DDR4 SODIMM B0
Page 10: DGPU PCIE Host
Page 11: DGPU MDM IF A/B
Page 12: DGPU_GDDR5 FrameBuffer A0
Page 13: DGPU_GDDR5 FrameBuffer A1
Page 14: DGPU_GDDR5 FrameBuffer B0
Page 15: DGPU_GDDR5 FrameBuffer B1
Page 16: DGPU_POWER
Page 17: DGPU_CND
Page 18: DGPU_GPU_DECOUPLING
Page 19: DGPU_Display IPXITAL
Page 20: DGPU_RCM_LFW Stres
Page 21: DGPU_GPIO_DC
Page 22: DGPU_Power Control
Page 23: DGPU_Power control, Discharge
Page 24: FCH_L(CLK/ODD)
Page 25: FCH_L(USB3.0/USB3.1/USB3.2)
Page 26: FCH_L(SATA/PCIe/USB)
Page 27: FCH_L(SPI/IO)
Page 28: FCH_L(Power1)
Page 29: LED 850US CONN/Power LED
Page 30: DP
Page 31: eDP Connector/Camera
Page 32: eDP/USB3.1 Type-C
Page 33: HD3SS3220
Page 34: HDMI
Page 35: CPU FAN/Power Switch
Page 36: M2 SSD/HD/TPM
Page 37: Giga LAN G2400/AR8171
Page 38: B to B connector
Page 39: USB 3.1 connector
Page 40: WLAN/Touch Pad/FP
Page 41: Audio A2A2019 R715 Audio CON
Page 42: Battery select/Charger
Page 43: System Power
Page 44: +1.2V/0.9V/PEX_VDD+1V1_VDD/AON/AMP12V
Page 45: CPU Power (ISL2855)
Page 46: CPU1(VCore/VCCGT)
Page 47: CPU2(VCore/VCCGT)
Page 48: CPU3(VCore/VCCGT)
Page 49: DGPU POWER FBVDDQ
Page 50: DGPU POWER NVVDD
Page 51: DGPU POWER NVVDD
Page 52: DGPU POWER NVVDD
Page 53: BML
Page 54: Screen/MS
Page 55: Power on sequence
Page 56: Power down sequence
Page 57: Power on Block Diagram
Page 58: (A)LED/Touch Pad
Page 59: (B)Cnd mdr/BTS CON
Page 60: (C)USB3.1
Page 61: (D)Power Switch
Page 62: (E)Power Switch
Page 63: TUE
Page 64: BOTTOM







Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	1 = (Default) Normal Operation; No stall 0 = Stall
PCI Express * Static X16 Lane Numbering Reversal	
CFG2	1 = Normal operation 0 = Lane numbers reversed.
eDP Enable	
CFG4	1 = Disabled 0 = Enabled
PCI Express* Bifurcation	
CFG[6:5]	00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express*
PEG DEFER TRAINING	
CFG7	1: (default) PEG Train immediately following RESET# de assertion. 0: PEG Wait for BIOS for training


msi MICRO-STAR INT'L CO.,LTD.	
Title	
CoffeeLake(HOST)	
Size	Document Number
Custom	MS-16P61
Date	Saturday, January 27, 2018
Sheet	2 of 64
Rev	10

DDR Channel A


DDR Channel B









Follow CRB v0.7
+VCCDU (+1.2V(DIMM))
4 x 22uF 0603
12 x 10uF 0402




24 PCH_2_CPU_TRIGGER_R
24 CPU_2_PCH_TRIGGER_R




Follow CRB v0.7
+VCCSA
5 x 47uF 0805
4 x 22uF 0603
7 x 10uF 0402
1 x 1uF 0201

+V1.05DX_VCCSTG




VCCSTG must always ramp with
or earlier then VCCSTG;


+V1.05U_VCCST



(1)Ref DG Section 51.1.3
VCCSTG should be gated by
(SLP_S3#) AND (CPU_C10_GATE#)
(2)Power Sequence spec ICPU26:
CPU_C10_GATE# de-assertion to VCCSTG stable 10 < tCPU26 < 65 us



SODIMM_A0 (TOP-Standard)




M.B.DQ633	SOCKET2A	
M.B.DQ00	8	
M.B.DQ05	7	D00
M.B.DQ07	20	A0
M.B.DQ03	21	A2
M.B.DQ03	41	A3
M.B.DQ04	4	A4
M.B.DQ02	3	D04
M.B.DQ01	16	A5
M.B.DQ06	17	D06
M.B.DQ09	27	A7
M.B.DQ14	29	D09
M.B.DQ13	40	A9
M.B.DQ10	42	D10
M.B.DQ08	24	A11
M.B.DQ15	24	D11
M.B.DQ011	38	D13
M.B.DQ12	39	D14
M.B.DQ16	30	D15
M.B.DQ18	49	D16
M.B.DQ021	67	D17
M.B.DQ019	63	D18
M.B.DQ17	46	D19
M.B.DQ22	45	D20
M.B.DQ23	58	D21
M.B.DQ20	59	D22
M.B.DQ25	70	D23
M.B.DQ031	71	D24
M.B.DQ26	83	D25
M.B.DQ27	84	D26
M.B.DQ28	85	D27
M.B.DQ29	86	D28
M.B.DQ30	79	D29
M.B.DQ38	174	D30
M.B.DQ35	173	D31
M.B.DQ36	172	D32
M.B.DQ37	186	D33
M.B.DQ34	170	D34
M.B.DQ38	166	D35
M.B.DQ33	183	D36
M.B.DQ36	182	D37
M.B.DQ41	193	D38
M.B.DQ45	194	D39
M.B.DQ40	201	D40
M.B.DQ43	208	D41
M.B.DQ40	191	D42
M.B.DQ44	194	D43
M.B.DQ42	203	D44
M.B.DQ47	203	D45
M.B.DQ25	216	D46
M.B.DQ48	215	D48
M.B.DQ49	219	D49
M.B.DQ51	229	D50
M.B.DQ52	211	D51
M.B.DQ54	212	D52
M.B.DQ53	224	D53
M.B.DQ50	225	D54
M.B.DQ61	227	D55
M.B.DQ62	236	D56
M.B.DQ60	245	D57
M.B.DQ58	250	D58
M.B.DQ59	232	D59
M.B.DQ65	245	D60
M.B.DQ56	245	D61
M.B.DQ63	246	D62
		D63
		A10
		A11
		A12
		A13
		A14
		A15
		A16
		A17
		A18
		A19
		A20
		A21
		A22
		A23
		A24
		A25
		A26
		A27
		A28
		A29
		A30
		A31
		A32
		A33
		A34
		A35
		A36
		A37
		A38
		A39
		A40
		A41
		A42
		A43
		A44
		A45
		A46
		A47
		A48
		A49
		A50
		A51
		A52
		A53
		A54
		A55
		A56
		A57
		A58
		A59
		A60
		A61
		A62
		A63
		A64
		A65
		A66
		A67
		A68
		A69
		A70
		A71
		A72
		A73
		A74
		A75
		A76
		A77
		A78
		A79
		A80
		A81
		A82
		A83
		A84
		A85
		A86
		A87
		A88
		A89
		A90
		A91
		A92
		A93
		A94
		A95
		A96
		A97
		A98
		A99
		A100




Title			
DDR4_SODIMM_B0			
Size	Document Number		Rev
Custom	MS-16P61		10
Date:	Saturday, January 27, 2018	Sheet	9 of 64


GPU PCI EXPRESS




GPU Frame Buffer Partition A/B





DGPU_GDDR5 FrameBuffer A0




K4G80325FB-HC28





K4G80325FB-HC28




K4G80325FB-HC28




K4G80325FB-HC28



DGPU_GDDR5 FrameBuffer A1




K4G80325FB-HC28





K4G80325FB-HC28


M12-8032545-S02




K4G80325FB-HC28




K4G80325FB-HC28




DGPU_GDDR5 FrameBuffer B0





K4G80325FB-HC28





K4G80325FB-HC28





K4G80325FB-HC28




K4G80325FB-HC28




DGPU_GDDR5 FrameBuffer B1



GPU NVVDD, FBVDDQ





DGPU GND




msi MICRO-STAR INT'L CO.,LTD.		
Title		
DGPU GPU DECOUPLING		
Size	Document Number	Rev
	MS-16P61	10
Date:	Saturday, January 27, 2018	Sheet 17 of 64


GPU DECOUPLING



DACA,Display IF




DGPU XTAL




LB2 change footprint 0402 to 0603
ESR 0.01R wonder 11/29

ROM, MULTI-LEVEL STRAPS



ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111 DEFAULT	SOR0/1/2/3 ENABLE
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	V



STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	STRAP Set
L	L	L	0x0 Samsung: M12-80325A5-S02 / K4G80325FB-HC28 4GB	R310 R84 R83
L	L	H	0x1 Micron: MT51J256M32HF-70:A	R310 R84 R93
L	H	L	0x2 Hynix: M12-5GC8H05-H23 / H5GC8H24MJR-R0C	R310 R94 R83
L	H	H		
H	L	L		
H	L	H		
H	H	L	0x6 Hynix: M12-5GC4HG5-H23 / H5GC4H24JR-R0C	R321 R94 R83
H	H	H	0x7 Samsung: M12-41325A5-S02/K4G41325FE-HC28 2GB	R321 R94 R93
L	L	M	0x8 Micron: EDW032BAG-70-F:A	R310 R84 R93R83
L	M	L		

- 1:SMB_ALT_ADDR ENABLE
- 0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
- 0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
- 0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
- 0:VGA_DEVICE DISABLE
- H=High :Tied to 1.8V
- M=Middle:Tied to 0.9V
- L=Low :Tied to 0V

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0 V

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

2016/02/18 HW suggest Staff R1240,un-staff R317, R319, C309, R313, R300

1.5V
27 PEX_RST#

1V8_AON
R304 X_10KR0402

1V8_AON
R306 X_10KR0402

16 GP203_GPU_PEX_RST_HOLD
SYS_PEX_RST_MONW

1V8_AON
R318 X_10KR0402

C750 X_C010200402



U41


1.5V
10 GPU_RST#

X_NL17S08IDFT2_SC70-5+HF

R303 X_0R0402


GND






Discharge


Remove NVVDS Power IC
PEL148 PQ9 PQ9,C13



GC6 2.1 ENTRY SEQUENCE



GC6 2.1 EXIT SEQUENCE



GC6 2.1 TIMING


	Min	Max	Unit	Description
T0	0.001	N/A	ms	GPU EVENT# assertion
T1	0.04	4	ms	3V3 MAIN EN assertion to all power rails up and stable

NOTES:

1. ALL RailPGOOD=1 represents all GPU power rails are ramped up and in regulation.
If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
2. During GC6 exit, the order of power rail ramp-up must follow the Power up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
3. All delays should be minimized to increase time spent in GC6 for maximum power saving.
4. The entire entry and exit sequence must complete within 200 ms.


POWER UP Sequence

1V8_AON->1V8_MAIN->NV3V3->NVVDD->NVVDS/PEX_VDD->FBVDDQ




POWER Down Sequence


PEX_VDD/FBVDDQ->NVVDD+NVVDS->NV3V3->1V8_MAIN->1V8_AON



HM370 (Clock/DDI)



EPF LED





USB1.0	USB3.1	Device	Note
1	1	USB TYPE-C-1	
2	2	USB TYPE-C-2	
3	3	USB TYPE-A-1	
4	4	USB TYPE-A-2	
5	5	N/A	
6	6	N/A	
7	7	EPF01	
8	8	USB 2.0	16/12
9	9		
10	10		
11	11	WIZCON	
12	12	CARDREADER	16/12
13	13		
14	14	WLAN	

GPDI
External pull-up is required. Recommend 100K.
This signal should sample HSDI. There should NOT be any on-board device driving to opposite direction during strip sampling.

High Speed I/O Ports	Device
1	USB1 Gen1
2	USB1 Gen1
3	USB TYPE-A-1
4	N/A
5	INTEL LAN Only
6	N/A
7	N/A
8	N/A
9	PCIE LAN
10	PCIE
11	PCIE SATA0
12	PCIE SATA1
13	PCIE SATA2
14	PCIE SATA3
15	PCIE
16	PCIE
17	PCIE SATA4
18	PCIE SATA5
19	PCIE
20	PCIE
21	PCIE
22	PCIE
23	PCIE
24	PCIE


SATA Lane 0 has the flexibility to be mapped to PCIE 11 or 13
SATA Lane 1 has the flexibility to be mapped to PCIE 12 or 14



GPDI
External pull-up is required. Recommend 100K.
This signal should sample HSDI. There should NOT be any on-board device driving to opposite direction during strip sampling.

GPDI
External pull-up is required. Recommend 100K.
This signal should sample HSDI. There should NOT be any on-board device driving to opposite direction during strip sampling.

GPDI
External pull-up is required. Recommend 100K.
This signal should sample HSDI. There should NOT be any on-board device driving to opposite direction during strip sampling.




CNL PCH-H Preliminary HSIO Lane Assignments




Added 4 new PCIe 3.0 lanes across X8-H platform.
G4E LAN removed from lane 10 and SATA M.2 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.

HM370 (HDA/RTC/SMBUS)


增加100K pulldown?
wonder




SMB Isolation



SYS_PWROK




PCH_PWROK




Functional Strap Definitions

HDA_SDO / I2S0_TXD This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override).
SMBALERT# / GPP_C2 This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.
SMBALERT# / GPP_C6 This signal has a weak internal pull-down. 0 = Disable internal pull-down. 1 = eSPI is selected for EC. (Default)
SMBALERT# / PCHHOT# / GPP_B23 This signal has an internal pull-down. 0 = Disable Intel DCI-OOB (Default) 1 = Enable Intel DCI-OOB
SPKR / GPP_B14 The signal has a weak internal pull-down. 0 = Disable Top Swap mode. (Default) 1 = Enable Top Swap mode.
DG/ RTC Well Input Strap REMRST# & DSW_PWROK, PCH_PWROK, PD RTCST#, SRCST#, INTRUDER# : PU

HM370 (SPI/GPIO)



SPI FLASH ROM



M31-2512832-M24

Supported types of Flash Memory
Command: 0x03 & 0x0B & 0xBB

16MB


SPI0_IO2
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

SPI0_IO3
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.


SPI0_MOSI

DG / Single Flash Topology Table 29-3

PLT_RST#




增加100K pulldown
wonder




Functional Strap Definitions

<p>SML3ALERT# / GPP_H15</p> <p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p>				
<p>GSPI#_MOSI / GPP_B22</p> <p>This signal has a weak internal pull-down. Bit 6 Boot BIOS Destination</p> <table border="1"> <tr> <td>0</td> <td>SPI (Default)</td> </tr> <tr> <td>1</td> <td>LPC</td> </tr> </table>	0	SPI (Default)	1	LPC
0	SPI (Default)			
1	LPC			
<p>GSPI#_MOSI / GPP_B18</p> <p>The signal has a weak internal pull-down. 0 = Disable No Reboot mode. (Default) 1 = Enable No Reboot mode</p>				


HM370 (Power & GND)




LED 8051 Controller



EPF021J Sink current not enough, only using BSS138 (0.22A)




LED Keyboard CONN



5/11 1.0 Remove 8051 KB LED control .

16P6 LED2 17C6 LED3



Display Port

The preset trip limit must not exceed 3A at the Upstream device connector DP_PWR pin and 1.5A at the Downstream device connector DP_PWR pin.

Display Select

Dual Mode Switch

HDMI

EMI Close Connector

LANE0

LANE1


LANE2

LANE3


Display Port

File
DP
Size
Document Number
MS-16P61
Date
Saturday, January 27, 2018
Sheet
30
of
64
Rev
10


The preset trip limit must not exceed 3A at the Upstream device connector DP_PWR pin and 1.5A at the Downstream device connector DP_PWR pin.





Display Select




Dual Mode Switch




HDMI




EMI Close Connector




LANE1



LANE2




LANE3




eDP/Camera


Pannel Device Logic Power





Backlight



CAMERA Power



Hall Switch_For 15.6"

eDP CONN
PWR_SRC

CAMERA


3/24 1.0 Modify +3V_WEBCAM

3/24 1.0 Add CAMERA Power U54

Close Connector



Pannel Device Logic Power



LCD Module Pin Define FOR FULL HD PANEL


Pin No.	Symbol	Description
1	Vcom SDA	Vcom I/O SDA
2	H_GND	High Speed Ground
3	LANT_1	Complement Signal-Lane 1
4	LANT_1P	True Signal-Main Lane 1
5	H_GND	High Speed Ground
6	LANT_2	Complement Signal-Lane 0
7	LANT_2P	True Signal-Main Lane 0
8	H_GND	High Speed Ground
9	AUX+	True Signal-Auxiliary Channel
10	AUX-	Complement Signal-Auxiliary Channel
11	H_GND	High Speed Ground
12	LCD_VCC	Power Supply +3.3 V (typical)
13	LCD_VCC	Logic Supply +3.3 V (typical)
14	NC	No Connection (Reserved for CM1 test)
15	H_GND	Ground
16	H_GND	Ground
17	HPD	Hot Plug Detect
18	BL_GND	BL Ground
19	BL_GND	BL Ground
20	BL_GND	BL Ground
21	BL_GND	BL Ground
22	BL_EN	BL_Enable Signal of LED Converter
23	BL_PWM	PWM Dimming Control Signal of LED Converter
24	Vcom ICL	Vcom I/O ICL
25	NC	No Connection (Reserved)
26	LED_VCCS	BL Power
27	LED_VCCS	BL Power
28	LED_VCCS	BL Power
29	LED_VCCS	BL Power
30	OE_EN	OE_Enable Signal of TCON

LCD Module Pin Define FOR WQHD PANEL

Pin No.	Symbol	Description
1	NC	Reserved for LCD manufacturer's use
2	H_GND	High Speed Ground
3	Lane0_N	Complement Signal Link Lane 3
4	Lane0_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane1_N	Complement Signal Link Lane 2
7	Lane1_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Complement Signal Link Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Complement Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Channel
17	H_GND	Complement Signal Auxiliary Channel
17	H_GND	High Speed Ground
19	VDD	LCB logic and driver power(3.3V)
19	VDD	LCB logic and driver power(3.3V)
20	VDD	LCB logic and driver power(3.3V)
21	VDD	LCB logic and driver power(3.3V)
22	BIST	BIST patterns select L: Disable (default) ; H: Enable
23	LCD_GND	LCB logic and driver ground
24	LCD_GND	LCB logic and driver ground
25	LCD_GND	LCB logic and driver ground
26	LCD_GND	LCB logic and driver ground
27	HPD	HPD signal pin
28	BL_GND	Backlight ground
29	BL_GND	Backlight ground
30	BL_GND	Backlight ground
31	BL_GND	Backlight ground
32	BL_ENABLE	Backlight PWM
33	BL_PWM_DIM	System On/Off
34	NC	Reserved for LCD manufacturer's use
35	NC	Reserved for LCD manufacturer's use
36	VBL	Backlight power
37	VBL	Backlight power
38	VBL	Backlight power
39	VBL	Backlight power
40	OE_EN	OE_Enable Signal of TC0N

BBC/EC/uP (ENE9028)

Hardware Reset









PU/PD





LID pull hi 10K




LID pull hi 10K



USB3.1 TYPE C



Type-C Connector










Port =1 (DFP mode)
Current_Mode =1 (3A)
ADDR= NC (GPIO mode)
ENa_MUX=0 (Enable)
ENa_CC=0 (Enable CC Controller)
ID: OD output =0 when CC pin detected device attachment

ESD



Doc	StyleSheetV0201	Rev
Doc	Document Number	Rev
Doc	MS-1001	10
Doc	Revision History	Rev



HDMI Level Shifter




Power Switch Connector

CPU FAN/GPU FAN/POWER Switch


For EMI




CPU FAN



Switch connector



DGPU FAN




msi MICRO-STAR INT'L CO.,LTD.			
File			
CPU FAN/BTB CONN/LED			
Size			
Custom			
MS-16P61			
Date			
Saturday, January 27, 2018			
Sheet			
35 of 64			
Rev			
10			

+3V RUN: 3 A






40	NC	No Connect
41	SATA-B+/PEr0	Host receiver differential signal pair
42	NC	No Connect
43	SATA-B-/PEr0	Host receiver differential signal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A+/PET0	Host Transmitter differential signal pair
48	NC	No Connect
49	SATA-A-/PET0	Host transmitter differential signal pair

TPM



03/21 1.0 Add E43-1205022-H29 臉搗

GIGA LAN(BFN2400/AR8171)



PIN 38 (LAN_LED0)	
AR8171	NC
E2400	Stuff




```
LED1:
SWR-----HIGH
LDO-----LOW
The chip have internal pull-up


LED2:
25MHZ-----HIGH
48MHZ-----LOW
The chip have internal pull-up
```




AR8171	L05-0200070-B09	RN1	EC9
E2400	L05-0200280-A91	R24	

L05-0200150-B09 to L05-0200070-B09
wonder 11/14







msi MICRO-STAR INT'L CO.,LTD.	
Title	
USB 3.0 connector	
Size	Document Number
Custom	MS-16P61
Date:	Saturday, January 27, 2018
Sheet	38 of 64
Rev	10



USB 3.1 CNT3









AC cap C779,C781 0.1u ???
Wonder 1123



USB3_0	N53-09M0681-AF2
USB3_0_LED	N53-13M0031-L06


msi MICRO-STAR INT'L CO.,LTD.	
Title	
USB 3.1 connector	
Size	Document Number
Custom	MS-16P61
Date	Saturday, January 27, 2018
Sheet	39 of 64
Rev	10




Audio CODEC(ALC898/ALC892)




ALC892 Codec Spec max=1.2Vrms
After SBC the codec output Vpp is 1.38V, 0.488Vrms

U35(APA2051) Pin23: gain set
5.1V*39K/(18K+39K)=3.489V
10dB = 3.48V/(R469:18K, R466:39K)
dB=20LOG(Vo/Vi)
J/E spec = 2W/40hm
10dB >20LOG 3.16, Vout = 0.488Vrms *3.16 =1.54Vrms
Pon(1.54*1.54)/4=0.59W






Stereo Speaker





For APA2619

Gain	GAIN1	GAIN2	R2
20dB	0	0	49K
26dB	0	1	39K
32dB	1	0	19K
36dB	1	1	9K



CODEC	FP
L	-
R	-
TP	-
B	-
LC	-
RC	-
TP	-
LC	-
RC	-





Register name	Register address	PCB state	Description	Note
Charge current(5mR)	0x14H	058x	2.816A	83/84/85
Prepare charge(5mR)	0x14H	008x	0.256A	
Input current(10mR)	0x3FH	19.5V	11.6A	230W



+1_8VSUS

[illegible][illegible]

The schematic diagram illustrates the internal circuitry of the OCP13A MAX10A. It features a central PU20 pin connected to VIN, EN1, EN2, PG, 3V3, GND, and various capacitors and resistors. Key components include PC227, PC233, PC234, R380, R383, X C0.1u16X0402, PC239, PR276, PC236, PC240, PC241, C0.22u25X70603, PL15, CH1u11A12.6mS, CHK_S2_5_40X5_18, L04-Q1071C0-M26, PC240, PC242, PC243, PC244, R389, R387, R385, and X NC.93519. The circuit is powered by +1.0VDS and +3V3S. The output is labeled SUSPWROK and VCCMPHY_SENSE. The frequency is 500KHz.


[illegible]

```

NVVDD_PWRGD      AND
NVVDDS_PWRGD      _____PEX_VDD_EN

```

Coffee Lake H-line
62 45W ISL95855C






ISL95855HRTZ 0C PN:I32-958553C-I11 FOR DVT and MVT use.

CFL-H(4+2)

PROG1	110KR	/boot=0V, Selw rate=30mV/us, VR_A=1A, VR_B=GT, VR_C=SA
PROG2	78.7KR	IMAX VR_A=128A, VR_A PS1=1PH
PROG3	34KR	IMAX VR_B=70A, DROOP VR_B Active
PROG4	182KR	DROOP VR_A Active, DROOP VR_C Active, VR_A VR_B Frequency=750kHz
PROG5	34KR	IMAX VR_C=17A, Frequency=450kHz


File									
CPU Power (ISL95855)									
Size	Document Number								Rev
Customer	MS-16P61								10
Order	Suborder	Inventory	27	9049	Sheet	47	of	64	





Title			CPU2(VCCSA/VCCIO)
Size	Document Number	Rev	
Custom	MS-16P61	10	
Date	Saturday, January 27, 2018	Sheet	49 of 64


FBVDDQ



msi MICRO-STAR INT'L CO.,LTD.			
File	DGPU POWER FBVDDQ		
Date	Revised	Rev	10
MS-16P61			
Drawn	50	of	64

EDP-Peak 90A
EDP-Con 47A

VBoot:0.8V
Vmin:0.5V / Vmax:1.25V



DGPU POWER / UP1666P DGPU POWER NVVDDS

EDP-Peak 74A
EDP-Con 28A

VBoot:0.8V
Vmin:0.5V / Vmax:1.25V

[Fuqun] Change PR59 from 3V3_NV to +3VRUN

Remove NVVDDS
PR261 PR264 unstuff
wonder 0918

[Fuqun] Mount FR18
NC PR20

	PR311	PR309	PR308	PR307	PR310	PC282
CONFIG	R1	R2	R3	R4	R5	C
N17E-G1	6.19K	20.5K	4.32K	16.5K	309R	4.7nF

[Fuqun] PR41 0ohm to 2.2ohm

PR268 X.2.2R

PC221 X.C4.7u10X0603

PC223 X.C2200p50X70402

PR270 X.2.2R0603

PC224 X.C0.1u50X0603

PC225 X.C0.1u50X0603

PC226 X.C0.1u50X0603

PC227 X.C0.1u50X0603

PC228 X.C0.1u50X0603

PC229 X.C0.1u50X0603

PC230 X.C0.1u50X0603

PC231 X.C0.1u50X0603

PC232 X.C0.1u50X0603

PC233 X.C0.1u50X0603

PC234 X.C0.1u50X0603

PC235 X.C0.1u50X0603

PC236 X.C0.1u50X0603

PC237 X.C0.1u50X0603

PC238 X.C0.1u50X0603

PC239 X.C0.1u50X0603

PC240 X.C0.1u50X0603

PC241 X.C0.1u50X0603

PC242 X.C0.1u50X0603

PC243 X.C0.1u50X0603

PC244 X.C0.1u50X0603

PC245 X.C0.1u50X0603

PC246 X.C0.1u50X0603

PC247 X.C0.1u50X0603

PC248 X.C0.1u50X0603

PC249 X.C0.1u50X0603

PC250 X.C0.1u50X0603

PC251 X.C0.1u50X0603

PC252 X.C0.1u50X0603

PC253 X.C0.1u50X0603

PC254 X.C0.1u50X0603

PC255 X.C0.1u50X0603

PC256 X.C0.1u50X0603

PC257 X.C0.1u50X0603

PC258 X.C0.1u50X0603

PC259 X.C0.1u50X0603

PC260 X.C0.1u50X0603

PC261 X.C0.1u50X0603

PC262 X.C0.1u50X0603

PC263 X.C0.1u50X0603

PC264 X.C0.1u50X0603

PC265 X.C0.1u50X0603

PC266 X.C0.1u50X0603

PC267 X.C0.1u50X0603

PC268 X.C0.1u50X0603

PC269 X.C0.1u50X0603

PC270 X.C0.1u50X0603

PC271 X.C0.1u50X0603

PC272 X.C0.1u50X0603

PC273 X.C0.1u50X0603

PC274 X.C0.1u50X0603

PC275 X.C0.1u50X0603

PC276 X.C0.1u50X0603

PC277 X.C0.1u50X0603

PC278 X.C0.1u50X0603

PC279 X.C0.1u50X0603

PC280 X.C0.1u50X0603

PC281 X.C0.1u50X0603

PC282 X.C0.1u50X0603

PC283 X.C0.1u50X0603

PC284 X.C0.1u50X0603

PC285 X.C0.1u50X0603

PC286 X.C0.1u50X0603

PC287 X.C0.1u50X0603

PC288 X.C0.1u50X0603

PC289 X.C0.1u50X0603

PC290 X.C0.1u50X0603

PC291 X.C0.1u50X0603

PC292 X.C0.1u50X0603

PC293 X.C0.1u50X0603

PC294 X.C0.1u50X0603

PC295 X.C0.1u50X0603

PC296 X.C0.1u50X0603

PC297 X.C0.1u50X0603

PC298 X.C0.1u50X0603

PC299 X.C0.1u50X0603

PC300 X.C0.1u50X0603

PWR_SRC







co-layout

2016/07/04 PW C71-56102PE-P01 change to C71-331037E-P01






Remove NVVDDS
PEC13, PEC12, PR248, PR255, PR247, PR246
Wonder stuff EVT BOM2017/10/12

2016/01/18 NV suggest stuff PR278, PR279








CPU Holes



E2B-16P1020-A89





Lay new add 4 locotion wonder 0913




msi MICRO-STAR INT'L CO.,LTD.			
Title	Screw/ME		
Size	Document Number		
Custom	MS-16P61		
Date:	Saturday, January 27, 2018	Sheet	54 of 64

G3 -> S0




Power down Sequence


S0 -> G3



	MIN	MAX	Units	Description
T01	30		us	SLP_S5# assertion to SLP_S4#
T02	30		us	SLP_S4# assertion to SLP_S3#
T03	1		us	RSMRST# asserting to VccPRIM dropping 5% of nominal value
T04		500	ms	SLP_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off.
T05	1		us	RSMRST# asserting to VccPRIM dropping 5% of nominal value
T06		1	us	SLP_S3# assertion to VCCIO VR disabled
T07	-100		ns	DDR_RESET# assertion to SLP_S4# assertion
T08	30		us	PLTRST# assertion to PROCPWRGD deassertion
T09	10		us	PROCPWRGD de-assertion to CLKOUT_BCLK turning OFF.
T10	1		us	CLKOUT_BCLK turning OFF to SLP_S3# assertion
T11	30		ms	VDDQ ramped down to VPP ramp down
T12	0		ms	SLP_S3# assertion to PCH_PWROK deassertion

ref DG Chapter45 Power Sequencing Spec








USB2.0/USB 3.1 CNT1

16P6上件

USB3.0	N53-09M0681-AF2
USB3.0_LED	N53-13M0031-L06






G5478I1 MAX :2.5A

USB2.0/USB 3.1 CNT2

16P6上件


USB3.0	N53-09M0681-AF2
USB3.0_LED	N53-13M0031-L06



G5478I1 MAX :2.5A


File	BJUSB3.0
Size	Document Number
Customer	MS-16P6B
Date	Saturday, January 27, 2018
Sheet	60 of 64
Rev	10

Power LED




Power Switch


Control PWR LED



N71-0101630-D02



PD0-16P6C10-H73




MB MYLAR

POWER_BOARD_mylar
E2Y-7C40211-Y42

MB MYLAR


POWER_BOARD_mylar
E2P-7C60111-Y42

N5A-10F0190-A81





Title			
[C]Power Switch			
Size	Document Number	Rev	
Custom	MS-16P6C	10	
Date:	Saturday, January 27, 2018	Sheet	61 of 64

Power LED










06/05 1.0 RD7,RD8 change to 2.2K




Power Switch


Control PWR LED




N71-0101630-D02




N71-0101630-D02




N5A-10F0190-A81



Title			
[D]Power Switch			
Size	Document Number	Document Number	Rev
Custom	MS-16P6D	10	
Date	Saturday, January 27, 2018		Sheet 62 of 64





Title			
Bottom VIEW			
Size	Document Number		Rev
Date: Friday, January 19, 2018		Sheet 64 of 64	10