


# MS-16GC ver:0B

## Shark Bay Mobile



# SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

## Voltage Rails


Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1_35VDIMM	1.35V DDR3L power rail (off in S4-S5)	PM_SLP_S4#
+0_675VRUN	0.675V DDR3L Termination voltage (off in S3-S5)	PM_SLP_S3#
+5VRUN	5.0V switched power rail (off in S3-S5)	PM_SLP_S3#
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	PM_SLP_S3#
+1_5VRUN	1.5V switched power rail (off in S3-S5)	PM_SLP_S3#
+VCC_CORE	1.2V Core Voltage for Processor	VR_ON
+1_05VRUN	1.05V rail for Processor	PM_SLP_S3#
NVDD	0.6~1.2V(VBoot:0.9V)Core Voltage for nVIDIA N14E-GE DGPU	GPIO11_GPUVID
+3V3_NV	3.3V GPU I/O power rail (off in Optimus OFF)	DGPU_PWR_EN#
FBVDDQ	1.35V FB / GDDR5 power rail (off in Optimus OFF)	GPU_PWRGD
PEX_VDD	1.05V PLL power rail (off in Optimus OFF)	GPU_PWRGD

## Net Naming Conventions

**Suffix**  
# = Active Low Signal

**Prefix**  
H = Host  
M = DDR Memory  
TP = Test Point (does not connect anywhere else)


## PCB Footprints



## POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+V*SUS	+V*RUN	Clocks
S0( Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3( Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4( Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF


Note : WHEN AC MODE , System turn on then +V\*SUS will always keep high



Title <b>Platform</b>		
Size Custom	Document Number <b>MS-1166CC</b>	Rev 0B
Date: Thursday, December 27, 2012	Sheet 2	of 50

# Haswell (DMI,PEG,FDI)

# Haswell (CLK,MISC,JTAG)




Title		
CPU-1 (Host Bus)		
Size	Document Number	Rev
Cuspm	MS-16GC	0B
Date:	Friday, December 28, 2012	Sheet 3 of 50

# Haswell (DDR3L)

## SODIMM#A

## SODIMM#B



Title		CPU-2 (DDR3L)
Size	Document Number	
Custom	MS-16GC	Rev OB
Date:	Thursday, December 27, 2012	Sheet 4 of 50






# Haswell ( GND )



Title		
CPU-5 ( GND )		
Size	Document Number	Rev
Custom	MS-16GC	0B
Date:	Thursday, December 27, 2012	Sheet 7 of 50




# SODIMM#B




Title			DDR3L SODIMM 1
Size	Document Number		
Customer	MS-16GC		
Date	Thursday, December 27, 2012	Sheet	9 of 50
		Rev	0B

# N14E-GE( PCI-Express Gen3 x16 Interface)



Change 1uF/4.7uF/10uF type X6S/X7R




**Design Guide Table14**  
 4x 1u under GPU;  
 2x 4.7u near GPU;  
 4x 10u 4 x22u Place between GPU and Power Supply



**Design Guide Table16**  
 1x 0.1u Near GPU;  
 2x 4.7u Near GPU;

**Design Guide Table15**  
 1x 0.1u Under GPU;  
 1x 1u Near GPU;  
 1x 4.7u Near GPU;

# N14E-GE( Frame Buffer Interface )





# N14E-GE( GDDR5 Frame A-1)













# N14E-GE( GDDR5 Frame B-2)













# N14E-GE (Thermal & GPIO)



N14E-GE (Power & GND)




# N14E-GE (Power Control)



+3V3\_NV -> NVVDD -> FBVDDQ -> PEX\_VDD -> DGPUPWRGD

File			N14E-GE Power Control		
Size	Document Number				Rev
Custom	MS-16GC				0B
Date:	Friday, December 28, 2012	Sheet	19	of	50

# Lynx Point ( HDA,JTAG,SATA )




SKU	High Speed SATA I/O Ports					
	SATA-4	SATA-5	SATA-0	SATA-1	SATA-2	SATA-3
HM87	GEN3	GEN3	GEN3	GEN3	GEN2	GEN2
HM86	GEN3	GEN3	GEN2	N/A	GEN2	N/A

ODD — SATA GEN2  
 m-SATA — SATA GEN3 (Near WLAN CONN)  
 HDD — SATA GEN3  
 m-SATA SSD — SATA GEN3

Flash Descriptor Security Protect	
HDA_SDO	Low = Enable High = Disable


Title			PCH-1 ( HDA/JTAG/SATA )		
Size	Document Number	Rev			
Custom	MS-16GC	0B			
Date:	Thursday, December 27, 2012	Sheet	20	of	50

# Lynx Point ( Clock )




Title		<b>PCH-2 ( CLK )</b>	
Size	Document Number	Rev	
Custom	<b>MS-16GC</b>	0B	
Date:	Thursday, December 27, 2012	Sheet	21 of 50

# Lynx Point (LPC,SMBUS)




Title		<b>PCH-3 (LPC,SMBUS)</b>		Rev	0B
Size	Custom	Document Number	<b>MS-16GC</b>		
Date:	Thursday, December 27, 2012	Sheet	22	of	50

# Lynx Point ( DMI,FDI )



Title			<b>PCH-4 ( DMI,FDI )</b>		
Size	Document Number				Rev
Custom	<b>MS-16GC</b>				0B
Date:	Thursday, December 27, 2012	Sheet	23	of	50

# Lynx Point ( PCI,DDI )




BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	N/A
1	1	SPI

# Lynx Point ( GPIO,MISC )

GPIO Setting : Ref 486708\_LPT\_EDS Section2.24


PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable




Title		<b>PCH-6 ( GPIO,MISC )</b>	
Size	Document Number	<b>MS-16GC</b>	
Custom		Date:	Thursday, December 27, 2012
		Sheet	25 of 50

Rev 0B

# Lynx Point (PCIE,USB)



USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	(16GCB/1757B)
1	2	USB 3.0 Port 2	(16GCB/1757B)
2			NC
3			NC
4			NC
5			NC
6			NC
7			NC
8		USB 2.0 Port	(16GCB)
9		USB 2.0 Port	(16GCA/1757A)
10		WLAN	
11		WebCam	
12		USB 2.0 Port	(1757E)
13			NC
	3		NC
	4		NC
	5		NC
	6		NC




Close to device


Title			<b>PCH-7 (PCIE,USB)</b>
Size	Document Number	Rev	
Custom	<b>MS-16GC</b>	0B	
Date:	Thursday, December 27, 2012	Sheet	26 of 50



# eDP to LVDS




## EEPROM





M33-24L1603-H28

## ANX1122 Power on Sequence






Title		
eDP to LVDS ( ANX1122 )		
Size	Document Number	Rev
Custom	MS-16GC	0B
Date:	Friday, December 28, 2012	Sheet 28 of 50




# LED For 16GC1





# eDP CONN (CO-Layout)







# CAMERA








For SW Debug (LPC)



For 16GC1




# CardReader

RTS5249 Colay RTS5227


Pin 13/15/16/22/23/24/25/26 definition are different from RTS5227

SP1	SD_D1	SD_RCLK_M
SP2	SD_D0	SD_RCLK_P
SP3	SD_CLK	UHS-II
SP4	SD_CMD	
SP5	SD_D3	
SP6	SD_D2	
SP7	SD_WP	


Share Pin




# mSATA SSD




# mSATA SSD (Near WLAN CONN)



# SATA HDD




# SATA ODD




File		
Card Reader/HDD/SSD/ODD		
Size	Document Number	Rev
Cust#	MS-166C	08
Date:	Friday, December 28, 2012	Sheet 31 of 50


# Board B - Audio/HDMI/USB 3.0




# To 16GCC(Power Key Board) / FPCC1





# Board A - CRT/USB/WLAN/BT/LAN



# WLAN CARD



Title	BTB Connector	
Doc No	N11-0520210-K06	
Doc Number	M5-16GC	
Client	M5-16GC	
Date	Thursday, December 27, 2012	Sheet 02 of 50
Rev	08	






For APA2031


Av	GAIN0	GAIN1
6dB	0	0
10dB	0	1
15.6dB	1	0
21.6dB	1	1
4.3dB	X	X

+5V AMP


R212 X 100KR GAIN0  
R215 X 100KR GAIN1  
R213 100KR GAIN0  
R214 100KR GAIN1




# Battery Select



# Battery Charger




# System Power




Title			System Power		
Size	Document Number		Rev		
Cust	MS-16GC		0B		
Date:	Thursday, December 27, 2012	Sheet	35	of	50

# +1.35VDIMM



**OCP 24A  
MAX 20A**


# +0.675VRUN




**MAX 2A**

Title		
+1_35VDIMM/+0_675VRUN		
Size	Document Number	Rev
Custom	MS-16GC	0B
Date:	Thursday, December 27, 2012	Sheet 36 of 50

# +1.05VRUN




# +1.5VRUN



Title			
+1_05VRUN / +1_5VRUN			
Size	Document Number		Rev
Custom	MS-16GC		0B
Date:	Thursday, December 27, 2012	Sheet	37 of 50

# DGPU POWER / NCP81172




N14E-GE : MAX 65A ,EDP-Peak 120A  
 N14P-GT : MAX 45A ,EDP-Peak 75A




















CONFIG B  
 VBoot:0.9V  
 Vmin:0.6V / Vmax:1.2V

File	DGPU Power	
Size	Document Number	Rev
Custom	MS-16GC	0B
Date	Friday, December 28, 2012	Sheet 38 of 50

# CPU Core Power (ISL95812HRZ)

OCP 103A  
MAX 85A






04/20  
ADD SB Heatsink and Screw x2

Title			Screw/ME		
Size	Document Number		Row		
Custom	MS-16GC		0B		
Date:	Friday, December 28, 2012	Sheet	40	of	50




右側 60PIN BTB I/O Connector(VGA, LAN, USB)




USB 2.0 CNT (Right Side with i-Pad Charger)

BTB STANDOFF (16GMA)




SCREW HOLE





CRT



# GIGA LAN(BFN2200A)





E2205B RA31 unstuff, RA33 stuff




FLASH TYPE INFO:  
 SST25VF010A  
 PM25LV010/020/040  
 AT25FS010, AT25E1024  
 MX25L1005/2006

## Transfer Mode








## ENSWREG:ENABLE SWITCH LDO








## EMI




# 16GCB board to board CONN1: HDMI,Audio, LED,LID




MYLAR\_B1 For EMI - Audio connector 端和焊脚间距 mylar  
 MYLAR\_B2 For EMI - Audio connector 端和焊脚间距  
 MYLAR\_B3 For EMI - USB & HDMI Connector 端, 焊脚间距 5\*50mm




### USB 3.0 CNT1 (USB3.0 Left Side - UP)



### USB 3.0 CNT2 (USB3.0 Left Side - Down)








### LED Keyboard




LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G

LED Forward Voltage	
R_Max	2.4V x 4 pcs = 9.6V
G_Max	3.3V x 4 pcs = 13.2V
B_Max	3.3V x 4 pcs = 13.2V


N5A-12F0190-A81











From 16GC1 / FPC1



To 16GCD / FPCD1




Title		
[C] Power SW Board		
Size	Document Number	Rev
Custom	MS-16GC	0B
Date:	Friday, December 28, 2012	Sheet 46 of 50




Title		<b>[D] Launch Board</b>	
Size	Document Number		
Custom	<b>MS-16GC</b>	Rev	0B
Date:	Friday, December 28, 2012	Sheet	47 of 50

# 16GC Power Delivery Chart



# 16GC Power on Block Diagram



# Power on Sequence

G3 -> S0

