

LV550 AMD Schematics

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic


Properties

DY	DUMMY, NOT ASM, not assemble
MEM_IDx_x	Memory ID for SW Team (BOM Control)
PCB_ID	PCB ID for SW Team (PCB version)
SKU_ID	SKU ID for SW Team (Model ID)
HDT	Debug Connector
PSL	KBC Power Switched Logic
MS/ NON_MS	Modern stand by / NON Modern stand by
TPM	TPM

Project code: 4PD0LX010001
(13") LV550-13AR: 4PD0M5010001
(14") LV550-14AR: 4PD0M4010001
PCB P/N: 203004 13"
203020 14"
Revision: -1

LV550 AMD Block Diagram


AMD Cezanne new project code:
LV550-13AC: 4PD0NK010001
LV550-14AC: 4PD0NK01A001




PCB Layer Stackup			
L1:	Signal		
L2:	GND/POWER		
L3:	Signal		
L4:	Signal		
L5:	GND/POWER		
L6:	Signal		
L7:	GND/POWER		
L8:	Signal		
Battery Charger/Selector			
BQ25700ARSNR		44	
PWR_ADP_TOSYS	19V_DCBATOUT		
System DC/DC			
TPS51395PRJER		45	
19V_DCBATOUT	5V_S5		
	5V_AUX_S5		
System DC/DC			
TPS51393PRJER		45	
19V_DCBATOUT	3D3V_S5		
	3D3V_AUX_S5		
CPU_VCORE			
RT3663BMGQW		46	
DC/DC VCCPCUCORE			
AOZ516QI		47	
19V_DCBATOUT	1V_CPU_CORE		
DC/DC VCCPCUCORE			
RT9610BZQW		48	
19V_DCBATOUT	1V_VDDCR_SOC		
DC/DC 1D2V_S3			
RT8231CGQW		51	
19V_DCBATOUT	1D1V_S3		
DC/DC 0D6V_VREF_S0			
RT8231AGQW		51	
1D1V_S3	0D6V_S3		
DC/DC 0D75V_S5			
RT5797ALGQW		52	
3D3V_S5	0D75V_S5		
DC/DC 0D75V_S0			
RT5797ALGQW		52	
3D3V_S5	0D75V_S0		
1D8V_S5			
SY8386RHC		53	
19V_DCBATOUT	1D8V_S5		

SSID = PCH

SSD1 M.2 (PCIE)




WLAN



M.2 SSD1 (PCIE)

WLAN

GFX & GPP, 85Ω



RENOIR-FP6-GP

ZZ.00CPU.421

FP6 REV 0.92
PART 2 OF 13



layout impact 0402--> 0201

M.2 SSD1 (PCIE)

WLAN

LV550 AMD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (PCIE/SATA)			
Size A3	Document Number LV550 AMD	Rev -1	
Date: Monday, August 17, 2020	Sheet 3	of 106	

D

C

B


A

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	LV550 AMD	-1
Date:	Monday, August 17, 2020	Sheet 4 of 106

SSID = CPU




APU Type 2 does not support Channel A

ADD, CMD, CTL, 40Ω
DATA CHECK, 50Ω
Misc. 40~60Ω
DDR CLK, 72Ω
DQS, 80Ω

ADD and CLK on the sam layer

DM, DQ & DQS on the same layer




LV550 AMD

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR4 CHA)			
Size A3	Document Number		Rev
	LV550 AMD		-1
Date:	Monday, August 17, 2020		Sheet 5 of 106

SSID = CPU



ADD, CMD, CTL, 40Ω
DATA CHECK, 50Ω
Misc. 40~60Ω
DDR CLK, 72Ω
DQS, 80Ω

ADD and CLK on the sam layer

CPU11

MEMORY 8

DM, DQ & DQS on the same layer

DM, DQ & DQS on the same layer

TP601

1D1V_S3

R601 1

1KR2J-1-GP

ZZ.00CPU.421









M_B_EVENT_N

LV550 AMD









緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH



SVC	SVD	OUTPUT VOLTAGE (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



LV550 AMD

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Cover Page

LV550 AMD

Monday, August 17, 2020

Sheet 8 of 106






ZZ.00CPU.421




ZZ.00CPU.421

1V_VDDCORE AMD_FP6_25W



1V_VDDCR_SOC







Table 110. Decoupling Capacitors for Processor Power

Capacitor		VDDCR	VDDCR_SOC	VDDIO_MEM_S31, 2	VDDP	VDDP_S5	VDD_18	VDD_18_S5	VDD_33_S5	VDD_33	VDDIO_AUDIO	VDDBT_RTC_G
Value	Package Size / Material											
22 μ F	0603 XSR	16BU	7BU	9BU	2BO	1BO	1BO	1BO	1BO	1BO	1BO	-
1.0 μ F	0402 XSR	-	1BU	2BU	4BU + 4BO	2BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU	1BU
0.22 μ F	0402 XSR	-	-	4(split)	-	-	-	-	-	-	-	1BU
180 pF	0402 COG NP0	1BU	1BU	1BU + 2(split)	1BU	-	-	-	-	-	-	-

LV550 AMD

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A4

Document Number

LV550 AMD

Rev

-1

Date


Monday, August 17, 2020


Sheet

11

of

106





(Blanking)






LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 14 of 106

(Blanking)



LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 15 of 106




P	GPP CLK port	AMD	Device
0		GFX	NC
1		LAN	NC
2		WWAN	NC
3		PCIETBT	NC
4		PCIEDT	CARD
5		SSD	SSD
6		WLAN	WLAN








LPCCLK1/EGPIO75
CLK_REQ5_L
If unused,
enable internal pull up or pull down by software.




1 **EGPIO67** 1 TPAD14-OP-GP TP1605 DB_170410
1 **EGPIO76** 1 TPAD14-OP-GP TP1606 Follow BIOS request for AMD
5 **KBRST_N** LPC interface debug



```
change TPM CS# pin from SPI_CS2_L/ESPI_CS_L/AGPIO30 to SPI_TPM_CS_L/AGPIO29
follow CRB_SC
```



Note:
Connected to 48-MHz Fundamental XTAL (± 10 PPM) with a capacitor to GND as required by XTAL (typically 22 pF) and 1-M ohm 5% resistor to X48M_X2.
Connected to 48-MHz Fundamental XTAL (± 10 PPM) with a capacitor to GND as required by XTAL (typically 22 pF) and 1-M ohm 5% resistor to X48M_X1.



		C1601	C1602	
V	SEIKO 082.30003.0301	15pF	15pF	42A.0M501.0001
	EPSON 082.30003.0191	15pF	15pF	42A.0M501.0002
V	NDK 082.30003.0221	15pF	15pF	42A.0M501.0003
無交期	TXC 082.30003.0231	15pF	15pF	42A.0M501.0004
無交期	TAITIEN 082.30003.0A11	12pF	12pF	42A.0M501.0005

HARMONY
82.30026.371->
HOSONIC
082.30028.0491
Need 10ppm

	C1612	C1613
HOSONIC 082.30028.0491 E3FB48E00000VE	10pF	10pF
HOSONIC 082.30028.0511 E3SB48E00000GE		

LV550 AMD

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	FCH (CLK/LPC/SPI/EMMC/SD/UA)
-------	-------------------------------------

Size A3	Document Number LV550 AMD
------------	-------------------------------------


Rev
-1

Main Func = USB


USB3.0 Port1




USB3.0 Port2




Finger Printer




IR Camera




Type C USB20




Type-C



BT



USB_OC#	USB3.0 Power
USB_OC0#	USB3.0 Power
USB_OC1#	USB3.0 Power
USB_OC2#	Type C
USB_OC3#	N/A



Type-C


USB2.0 Port1

Camera

USB2.0 Port5

Finger Printer RSVD



BlueTooth



ZZ.00CPU.421

AGPIO13/USB_OC5_L
If unused,
enable internal pull up or pull down by software.

PD I2C Pull High moved to Page 72




LV550 AMD

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
FCH (RSVD)		
Size	Document Number	Rev
A4	LV550 AMD	-1
Date: Monday, August 17, 2020		Sheet 19 of 106

STRAP PINS



	PIN SPI_CLK NET SPI_CLK_ROM	PIN SYS_RESET_L//AGPIO1 NET SYS_RST#_CPU
PULL HIGH	Configured for internal clock-generator 10kΩ(± 5%) pull-up resistor to VDD_18 (DEFAULT)	Normal powerup / reset timing 10KΩ(± 5%) pull-up resistor to VDD_33_S5 (DEFAULT)
PULL LOW	Reserved	Reserved

LV550 AMD

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FCH (Strap)

Size
A4

Document Number
LV550_AMD

Rev
-1

Date: Monday, August 17, 2020

Sheet 20 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 21 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 22 of 106

(Blanking)

LV550 AMD


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 23 of 106

24 SPI_CLK_ECROM <<<>>>

24 SPI_SI_ECROM <<<>>>

24 SPI_CS_ECIO_N0 <<<>>>

24 SPI_SO_ECROM <<<>>>

[illegible]

VCC接1.8V
EVT DIP

Need BOM control to 072.07412.0001 (16M RPMC)
SPI ROM 32M RPMC 072.07425.0001

TABLE of SPI BIOS1		
VENDOR	P/N	Wistron P/N
WINBOND	W25Q128FWSIQ / W25Q128FWSIQT	072.25128.0101
MXIC	MX25U12873FM2I-10G	072.25128.0Y01
GD	GD25LH128DSIGR	072.25128.0B00

(072.25128.0AF1 W25Q128JWSIQ)
MXIC 1.8V No support RPMC

SPI ROM SOCKET

1D8V_VCCSPI

SPI_CS_ROM_N0
SPI_SO_ROM
SPI_WF_ROM_R

2
3
4

7
8
6
5

SPI_HOLD_ROM_R
SPI_CLK_ROM
SPI_ST_ROM

Do Not Stuff

Do Not Stuff



DY **SOP 8 package only**

remove BIOS2 socket
BIOS1.BIOS2 size is not same

```

24  RTCRST_ON
17  RTC_DET_N









```




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number LV550 AMD
------------	-------------------------------------

Sheet 25 of 106





LV550_AMD



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
AUDIO (MIC I/F)

Size A4 Document Number **LV550_AMD** Rev **-1**

Date: Monday, August 17, 2020 Sheet 28 of 106


Main Func = AUDIO








022.10002.0D21-> 022.10002.0P31
-> 022.10002.0V51/022.10002.0V21

Combo Jack




Near AUD1 (AUDIO)




AUDIO JACK SENSE

CLOSE TO CODEC
6-10 mil trace recommend




HGND A/HGND B trace width >70mil,
changed to sharp will be better.



LV550_AMD

(Blanking)

LV550 AMD

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN (RSVD)	
Size A4	Document Number LV550_AMD
Date: Monday, August 17, 2020	Rev -1
Sheet 31 of 106	

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD) (RJ45+Transfor)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 32 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CARD READER (RSVD)(SDIO/CONN)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 33 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD) (USB2.0 CONN)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 34 of 106


(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD)(USB3.0 Conn)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 35 of 106

Main Func = USB Charger

For USB3.0 System Port1 (For AOU)



Current Limit Target : 2.3A (2.1-2.45A)

TABLE of AOU port: U3601

	Vendor	Vendor P/N	Wistron P/N
1st	TI	SN1702001RTER	SL50Q67167AA
2nd	DIODES	PI5USB2546HZHEX	SL50Q67168AA

SN1702001RTER is not equivalent device of TPS2546RTER


LV550 AMD

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB(USB Charger)		
Size A4	Document Number LV550 AMD	Rev -1
Date: Monday, August 17, 2020	Sheet 36 of 106	

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD)(PCIE to USB3.0)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 37 of 106



(Blanking)

LV550 AMD









<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD)(USB Redriver/Hub)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 38 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleSequence (RSVD)		
SizeA4	Document NumberLV550 AMD	Rev-1
Date: Monday, August 17, 2020		Sheet 39 of 106

Power Sequence



(Blanking)





LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Sequence (RSVD) (DS3/S0ix)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 41 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)(TYPEC DC-DC)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 42 of 106



LV550_AMD



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title INT IO (DCIN/BATT CONN)

Size A4 Document Number LV550_AMD Rev -1

Date: Monday, August 17, 2020 Sheet 43 of 106

OFFPAGE - PIC - EE





	V(ILED)	PR6623
500mA	1.2V	402K
1.0A	1.4V	332K
1.5A	1.6V	280K
2.0A	1.8V	237K
3.0A	2.2V	174K
3.25A	2.3V	162K

Inductor	R(IADP)	Fsw at POR
1.0uH	93K ohm	1200KHz
1.5uH	110K ohm	800KHz
2.2uH	137K ohm	800KHz
3.3uH	169K ohm	800KHz

Reserve for Power test

# of CELL	VCELL_FRESH	PROB13
1-CELL	1.5V	301K
2-CELL	2.5V	140K
3-CELL	3.5V	71.5K
4-CELL	4.5V	33.2K

OFFPAGE-GAP






IDC : 6A
OCP : 8A

IDC:8A

OFFPAGE




PH on EE Side






EE need confirm





	PR4679	PR4677	PR4639	PC4611
Renoir 25W_3Phase	上件	上件	DY	DY
Cezanne 25W_3Phase	DY	DY	上件	上件



OFFPAGE



Main Func = CPU_CORE



PR4808

1. Close to PG4802

2. Some layer with PL4801

PT4801 79.33719.20C-> 80.3371V.A2L
Add PT4802 80.3371V.A2L_SC

Check

LV550 AMD

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RT9610_VDDSOC(3/3)
-------	---------------------------

Size	Document Number
Custom	LV550 AMD

Rev	-1
-----	----

Date: Monday, August 17, 2020

Sheet 48 of 106

(Blanking)

LV550 AMD

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power (RSVD)			
Size A4	Document Number LV550 AMD		Rev -1
Date: Monday, August 17, 2020		Sheet 49 of	106







(Blanking)

LV550 AMD















<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 50 of 106

OFFPAGE

OFFPAGE_GAP



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



LV550 AMD

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taiwan 300, Taiwan, R.O.C.





POWER (RT8231/APL5934_VDDQ/VPP)

Document Number: LV550_AMD

Rev: -1

OFFPAGE

OFFPAGE_GAP



OFFPAGE-GAP



(Blanking)

LV550 AMD

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER(RSVD)

Size
A4

Document Number

LV550_AMD

Rev


Date: Monday, August 17, 2020

Sheet	54	of	106
-------	----	----	-----


Main Func = LCD

INVERTER POWER


F5501 69.50007.A31->69.42402.001 (main)_20180718



Test point




LCD Connector



LV550 AMD


18	CCD_USB20_P	⋈	⋈	⋈	⋈	⋈	⋈
18	CCD_USB20_N	⋈	⋈	⋈	⋈	⋈	⋈
66	CCD_USB20_CON_N	⋈	⋈	⋈	⋈	⋈	⋈
66	CCD_USB20_CON_P	⋈	⋈	⋈	⋈	⋈	⋈
27,66	DMIC_SCL_CODEC_CON	⋈	⋈	⋈	⋈	⋈	⋈
27,66	DMIC_SDA_CODEC_CON	⋈	⋈	⋈	⋈	⋈	⋈



LV550_AMD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Display (CRT/IR Camera)			
Size A4	Document Number LV550_AMD		Rev -1
Date: Monday, August 17, 2020		Sheet 56 of 106	

SSID = HDMI



(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Display (RSVD) DP / DVI</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 58 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Display (BSVD)		
Size A4	Document Number LV550 AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 59 of 106

E

E

D

D

C

C

B

B

A

A


(Blanking)

LV550 AMD


<div><div>緯創資通</div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>		
Title <div>INT IO (RSVD)(HDD/ODD)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 60 of 106

Main Func = WLAN

16.24 WIFI_RF_EN
17.24 BLUETOOTH_EN
16 SUS_CLK_CPU
17 PCIE_WAKE_N_CPU
16 WLAN_CLKREQ_CPU_N
16 WLAN_CLK_CPU_N
16 WLAN_CLK_CPU_P
3 WLAN_PCIE_RX_N
3 WLAN_PCIE_RX_P
3 WLAN_PCIE_TX_CON_N
3 WLAN_PCIE_TX_CON_P
BT 18 BT_USB20_P
BT 18 BT_USB20_N





WLAN on board



BOM control to SW10M73299 / SW10T06448

AOAC function circuit



Pin #	Pin Name platform pinout	Pin Name module pinout	Voltage on Card Side	WLAN, BT, or	Connection on Platform/Usage
30	CLKREQ#	CLKREQ#	3.3 V	WLAN	Also support 1.8 V electrical levels on this signal
31	PERST#	PERST#	3.3 V	WLAN	Also support 1.8 V electrical levels on this signal
32	GND	GND			
33	REFCLKN0	REFCLKN0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
34	REFCLKP0	REFCLKP0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
35	GND	GND			
36	PERn0	PETn0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
37	PERp0	PETp0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
38	GND	GND			
39	PETn0	PERn0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
40	PETp0	PERp0	PCie phy	WLAN	PCie phy signals, use phy levels and not digital pins
41	GND	GND			
42	CLINK_CLK	CLINK_CLK	CLINK phy (1 V)	WLAN	CLINK phy
43	CLINK_DATA	CLINK_DATA	CLINK phy (1 V)	WLAN	CLINK phy
44	CLINK_RESET	CLINK_RESET	3.3 V	WLAN	CoP also supports 1.8 V electrical levels on this signal
45	SDIO_RESET# (0)	SDIO_RESET# (1)	NA		Signal not used, leave NC in platform side
46	SDIO_WAKE# (1)	SDIO_WAKE# (0)	NA		Signal not used, leave NC in platform side
47	SDIO_DATA3 (10)/WIGIG U ART_TXD (0)	SDIO_DATA3 (10)/WIGIG U ART_TXD (1)	NA		Signal not used, leave NC in platform side
48	SDIO_DATA2 (10)/WIGIG UART_RXD (1)	SDIO_DATA2 (10)/WIGIG UART_TXD (0)	NA		Signal not used, leave NC in platform side

LV550 AMD

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title INT IO (WLAN M.2)		
Size A3	Document Number LV550 AMD	Rev -1
Date Monday, August 17, 2020	Sheet 61	of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD)(WWAN)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 62 of 106

Main M.2 SSD






Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

74	3.3V	GND	75
72	3.3V	GND	73
70	3.3V	GND	71
68	SUSCLK(32KHz) (O)(0/3.3V)	PEDET (NC-PCIE/GND-SATA)	69
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	GND	57
56	N/C	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V) or N/C	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V) or N/C	GND	51
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	N/C	PERp0/SATA-B	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33
32	N/C	PERp1	31
30	N/C	PERn1	29
28	N/C	GND	27
26	N/C	PETp2	25
24	N/C	PETn2	23
22	N/C	GND	21
20	N/C	PERp2	19
18	3.3V	PERn2	17
16	3.3V	GND	15
14	3.3V	PETp3	13
12	3.3V	PETn3	11
10	DAS/DSS# (I/O)/LED1# (I)(0/3.3V)	GND	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	3.3V	GND	3
2	3.3V	GND	1




LV550 AMD

LED


LED resistor

		13'	14'
DC-IN	ORANGE	150 OHM	250 OHM
	WHITE	300 OHM	250 OHM
SYS	WHITE	1.5K OHM	800 OHM
PWR BTN	WHITE	1K OHM	500 OHM
FP LED	GREEN	500 OHM	250 OHM


SYS LED



DC-IN



NOVO BUTTON




LV550 AMD

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LED / Button / Power Button			
Size A4	Document Number LV550_AMD		Rev -1
Date:	Monday, August 17, 2020	Sheet 64 of	106




(Off-Page)

24 KCOL[15:0] >>>
24 KROW[7:0] <<<



24 CAP_LED >>>



24 FNLK_LED >>>



24 KB_BL_ON >>>



LV550 AMD

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			INT IO (KB/TP)
Size	Document Number	Rev	
A3	LV550 AMD	-1	
Date:	Monday, August 17, 2020	Sheet	65 of 106


TYPEA Port1 AOU

18	USB1_USB30_TX_N	<<---
18	USB1_USB30_TX_P	<<---
18	USB1_USB30_RX_N	>>---
18	USB1_USB30_RX_P	>>---
36	USB1_USB20_AOU_P	<< >>---
36	USB1_USB20_AOU_N	<< >>---

TYPEA Port2

18	USB2_USB30_TX_N	<<---
18	USB2_USB30_TX_P	<<---
18	USB2_USB30_RX_N	>>---
18	USB2_USB30_RX_P	>>---
18	USB2_USB20_P	<< >>---
18	USB2_USB20_N	<< >>---

24	USB_PWR_EN	>>---
18	USB_OC3_N	<<---
24	KBC_PWRBTN_N	<<---
24	PWR_LED	>>---
24	FP_LED	>>---
18	FP_USB20_P	<< >>---
18	FP_USB20_N	<< >>---
24	FP_RESETN	<<---
24	FP_GPIO_AL0	<<---
24	FP_DELINK	<<---







To EC.

USB1 USB20



TYPEA Port1 AOU

USB2 USB20

TYPEA Port2




MB to TRANS BD



LV550 AMD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
Size A4		Document Number	
Date: Monday, August 17, 2020		Rev -1	
Sheet 66		of 106	



LV550 AMD

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SENSOR (HALL-SENSOR)



Size A4	Document Number LV550_AMD	Rev -1
------------	-------------------------------------	------------------

Date: Monday, August 17, 2020	Sheet 67 of 106
-------------------------------	-----------------






SSID = DEBUG PORT



Layout Note:
Place near trace separated point.



DBG1: EVT stage要上
20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.
20.F1180.010: Dummy Pad with solder mask is ZZ.00PAD.GV1



LV550 AMD

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Debug (LPC/HDT)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020	Sheet 68	of 106

(Blanking)



LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sensor (RSVD) (GYROSCOPE/PRESSURE)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 69 of 106

(Blanking)


LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sensor (G-sensor)(RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 70 of 106



To TYPEC USB3

HOST (From CPU)



I2C_EN: 1=I2C enabled
VIO_SEL: 0 = 3.3-V configuration I/O voltage, 3.3-V I2C interface (Default)
SWAP: 0 = do not swap channel directions and Eq settings (Default)
UEQ0/A0 and UEQ1/A1:FF

LV550 AMD

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title RYPE-C RE TIMER(1/2)

Size A3 Document Number LV550_AMD

Date: Monday, August 17, 2020

Sheet 71 of 106

Rev -1

TYPE C AOU Power source to PD Input

5V_S5

D7201 **DY** Do Not Stuff

5V_PD_IN

5V_S5 to 5V_PD_IN_SC

D7204 **DY** Do Not Stuff

R7209

R7205

83.R2003.A8M

5V_PD_IN_R

A1

VOUT

GND

B1

A2

VIN

GN

B2

TP5229158VYPR-CP

074.22915.009Z

303V_S5

R7209

DY Do Not Stuff



R7206

R7211



DY Do Not Stuff


OR2J-2-G

2




Function Table		
EN1	EN0	Device State
0	0	Source and Sink paths disabled
0	1	Sink path enabled.
1	0	Source path enabled, 1.5A
1	1	Source path enabled, 3.0A







The VBIAS pin requires a minimum 35-VDC rated capacitor, and a 50-VDC rated capacitor is recommended.



USB Port3
Type C_USB3.0, PD



D

D

C

C

(Blanking)

B

B

A

A

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>EXT IO (TBT Re-Timer-2 RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 74 of 106

(Blanking)


LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title EXT IO (TypeC Controller-2 RSVD)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 75 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD) (PEG 1/5)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 76 of 106



(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD) (DIGITAL 2/5)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 77 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (VRAM 3/5)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 78 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (GPIO 4/5)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 79 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (PWR/GND 5/5)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 80 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 81 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 82 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 83 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 84 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (Power_VGA_CORE)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 85 of 106

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (Power_others)</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 86 of 106

(Blanking)

LV550 AMD


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (EE_Power)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 87 of 106

(Blanking)


LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
GPU (RSVD) (Discharge/Sequence)		
Size	Document Number	Rev
A4	LV550_AMD	-1
Date: Monday, August 17, 2020		Sheet 88 of 106


H2
HOLE296R158-GP
ZZ.PAD01.V71




HS1
STF237R113H62-4-GP
34.4SE26.001




HOLE1
Do Not Stuff
Do Not Stuff




HOLE5
Do Not Stuff
Do Not Stuff



H5
HOLE296R158-GP
ZZ.PAD01.V71



HS2
STF237R113H62-4-GP
34.4SE26.001




HOLE3
Do Not Stuff
Do Not Stuff



















HOLE6
Do Not Stuff
Do Not Stuff



HOLE4
Do Not Stuff
Do Not Stuff



HOLE7
Do Not Stuff
Do Not Stuff



LV550 AMD

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title UNUSED PARTS (RF/EMI Capacitors)			
Size A3	Document Number LV550 AMD		Rev -1
Date: Monday, August 17, 2020	Sheet 89	of	106

(Blanking)

LV550 AMD

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(RESERVED)			
Size A4	Document Number LV550 AMD		Rev -1
Date: Monday, August 17, 2020		Sheet 90 of	106

D

C

B

A


(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (FP) (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LV550_AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020	Sheet 92 of	106

(Blanking)

LV550 AMD

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>TYPEC DP RTS5455</i>			
Size	Document Number		Rev
A4	LV550 AMD		-1
Date:	Monday, August 17, 2020		Sheet 93 of 106

5

4

3

2

1

D

D

C

C

B


B

A

A

(Blanking)

LV550 AMD

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TYPEC PD Controller			
Size A4	Document Number LV550 AMD		Rev -1
Date:	Monday, August 17, 2020		Sheet 94 of 106

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 95 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 96 of 106


5

4

3

2

1



(Blanking)

LV550 AMD

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LV550 AMD</div>	Rev <div>-1</div>
Date: Monday, August 17, 2020		Sheet 97 of 106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number LV550 AMD	Rev -1
Date: Monday, August 17, 2020	Sheet 98 of	106

(Blanking)

LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Debug (RSVD)(XDP debug)		
Size A4	Document Number LV550_AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 99 of 106

5	4	3	2	1
D				
C				
B				
A				

(Blanking)

LV550 AMD

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
<div>Table of Content</div>					
Size	Document Number		Rev		
A4	LV550 AMD		-1		
Date:	Monday, August 17, 2020		Sheet 100 of 106		

(Blanking)


LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Change History		
Size A4	Document Number LV550 AMD	Rev -1
Date: Monday, August 17, 2020		Sheet 101 of 106

(Blanking)


LV550 AMD

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Power Sequence		
Size	Document Number	Rev
A4	LV550 AMD	-1
Date:	Monday, August 17, 2020	Sheet 102 of 106




LV550 AMD


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



LV550 AMD

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
THERMAL/AUDIO BLOCK DIAGRAM

Size A3 Document Number
LV550 AMD

Date: Monday, August 17, 2020 Sheet 105 of 106 Rev
-1

CLK Block Diagram

