

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Control/MISC/CFG,CPU-Memory	3,4
CPU-PEG/Display/RSVD	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM*4	8,9,10,11
PCH-LPC/SPI/SMBUS/MISC	12
PCH-DMI/PCIE/USB/SATA	13
PCH-Audio/Display/Clock	14
PCH-GPIO/RSVD	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)(X1)	19,20
SIO-NCT6687/NCT3933	21,22
LAN - RTL8125B / FAN	23,24,25
AUDIO - ALC897 - depop circuit	26,27
VGA/HDMI/DP	28,29,30
M.2/WIFI/CNVi	31,32,33
USB/PS2/USB Power	34,35,36,37
SATA/VBAT/BIOS	38,39,40
ACPI CONTROLLER/CURRENT SENSE-RT9553	41,42
5V COLAY/PWM-RT3609BE/VCORE/VGT	43,44,45,46,47
VCCSA-RT3651EF/VCCIO-SYM212	48,49,50
DDR PWR - RT8125H/DDR PWR VPP25/VTT	51,52
VCCST_PLL/VCCSTG/PCH Power - RT8125H/1P8_VSB	53,54
ATX Connector / F_Panel/PWR-Sequence/MCU	55,56,57
SILEGO /EZ DEBUG LED/EMI/Manual Parts	58,59,60,61,62
Power Map/GPIO MAP/Power Sequence/SMBus	63,64,65,66
Revision History	67

MS-7D18

mATX

Ver: 1.0

Intel -RKL-S platform

CPU:

Rocket lake S 65W

PWM:

IMVP8 -RT3609BE

Onboard Chip:

*HD Audio Codec:ALC897
LAN- RTL8125B colay RTL8111K
SIO:NTC6687
Flash ROM: SPI 256 MB X1*

Main Memory:

*DDRIV (2933MHz) * 4 (Dual Channel)*

ACPI:

LDO

Expansion Slots:

*PCI Express (X16) Slot * 1*

*PCI Express (X1) Slot * 2*

*M.2 Key M Slot * 2*

*M.2 Key E Slot * 1*

System Chipset:

B560 PCH_V

Display Output:

HDMI 2.0 Port

DP Port

VGA Port

Other:

*SATA3.0 *6*

*PS2 * 1*

*REAL USB3.2 Gen1 *2*


*REAL USB3.2 Gen2 *2*

*REAL USB2.0*2*




*FRONT USB3.2 Gen1*1*

*FRONT USB2.0 *2*


MS-7D18 Block Diagram




- Slot Sequence:**
- M2_1(22*110) (By CPU GEN4 switch with PCH GEN3)
 - PCI_E1(PCIEx16) (By CPU GEN4)
 - PCI_E2 (By PCH GEN3)
 - PCI_E3 (By PCH GEN3)
 - M2_2(22*80) (By PCH GEN3)



JTAG



H_PROCHOT Level shift





CFG Strap





CFG Table

HIGH	LOW	DESCRIPTION
0	No stall	Stall
1	No stall	Stall
2	NO RM	REVERSE
3		
4	DISABLE	ENABLE
5		
6		
7	Follow RESET#	Wait for BIOS
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		

CFG5 CFG6

ENABLE#	BLOT	BLOT	BLOT	BLOT
XB	X4			
0	0	XB	X4	X4
0	1	XB	XB	X0
1	0	RSVD	RSVD	RSVD
1	1	X16	X0	X0





HDMI

DP


DP to VGA

msi MICRO-STAR INT'L CO.,LTD.


File: **CPU-PEG/Display/RSVD**

Size	Document Number	Rev
	MS-7D18	1.0



Date: Wednesday, January 13, 2021 Sheet 5 of 67





ZIF-SOCKET1200-HF_1




ZIF-SOCKET1200-HF_1





ZIF-SOCKET1200-HF_1




29pcs * 22 uF on top side of VCCORE cavity




8pcs * 22 uF on top side of VGT cavity






27pcs * 22 uF on bottom side of VCCORE cavity



13pcs * 22 uF on bottom side of VGT cavity








DIMM1 (CHANNEL-A)
ADDRESS = 0:0 [SA1:SA0]

DIMM2 (CHANNEL-A)
ADDRESS = 0:1 [SA1:SA0]



msi MICRO-STAR INT'L CO.,LTD.

File: **DDR4 SLOT-DIMMA1/DIMMA2**



Size: **MS-7D18**

Document Number: **MS-7D18**

Date: Wednesday, January 13, 2021

Sheet 8 of 67

Rev **1.0**













msi MICRO-STAR INT'L CO.,LTD.

File: **DDR4 SLOT-DIMMB1/DIMMB2**

Size: Document Number **MS-7D18** Rev **1.0**

Date: Wednesday, January 13, 2021 Sheet 9 of 67





PCH LANPHY PWR
Pull Down PCB PWR into low power state.
For No Use Intel LAN
LAN_DISABLE# R924 X 10K/4

CTO_GATE# R905 X 75K/4 modify 20201209

SLP_WLAN# R994 X 100K/4

SLP_S3#_R R551 X 100K/4 modify 20201218

SLP_S4#_R R552 X 100K/4

SLP_S0# R672 X 100K/4

SLP_LAN# R541 X 100K/4

CHIP_PWGD R573 X 100K/4

PLTRST# R646 X 100K/4

SLP_SS# R578 X 100K/4

PWRBTTN# R563 X 3K1/4

PWRBTTN# R567 X 3K1/4

SLP_S3# R565 X 1K/4

SLP_S4# R553 X 1K/4

PCH_WAKE#_R R543 X 1K/4

LANPHY_WAKE#_R R975 X 4.7K/4

BATLOW# R562 X 10K/4

ME_DIS# R564 X 10K/4

PCH_PSON#_SIO R501 X 10K/4

DPWROK R542 X 4.7K/4

GPP_C7 R101 X 10K/4

RSMRST# R502 X 4.7K/4

R503 X 100K/4

FP_RST# R574 X 1K/4

CPU_PM_DOWN R546 X 1K/4

PCH_PECI R547 X 1K/4

VRALERT# R937 X 10K/4

PMC_ALERT# R908 X 10K/4

PCH_JTAG_TCK R914 X 51R/4

Place R within 1.5" of PCH

msi MICRO-STAR INT'L CO.,LTD.






File: **PCH-LPC/SPI/SMBUS/MISC**












Size: **MS-7D18**


Date: Wednesday, January 13, 2021





















Sheet: 12 of 67

Rev: **1.0**









12V - 5.5A


VCC3 - 3A

3VSB- 375mA

GEN4 X/X/20MIL





PCI Express X16 Slot



change new PN by PM spec









PCI E1
SLOT-PCI164P_BLACK-2PITCH-RH-73
N11-1642081-L06
SLOT_PCIEXP164_23P

SMBus ESD









POWER ON STRAPPING PIN FOR NCT6687

PIN	NAME	Circuit NAME	0	1	Strap Point
27	ESPI_EN	KBRST#	LPC (VCC3)	ESPI (3VA)	VCC3 3VA
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	3VCC
32	DIS_HWACPI	DTRA#	HW ACPI enable	HW ACPI disable	3VA
34	MAF_SEL	SOUTA	MAF enable	MAF disable	3VA
92	DSW_EN	DSW_EN	DSW disable	DSW enable	3VA
96	DDR_EN	SIO_DEBUG	DDR4 control disable	DDR4 control enable	3VA
9	FAN789_EN (FW setting)	GPI052	FAN789 EN disable	FAN789 EN enable	3VA
10	P80_EN	GPI053	Default 80port	Default GPI	3VA



msi MICRO-STAR INT'L CO.,LTD.

SIO-NCT6687-1

Size: **MS-7D18**


Date: Wednesday, January 13, 2021

Sheet: 21 of 67


Rev: **1.0**

HW Monitor - Voltage


SIO HM Voltage Over 2V will Not Detect




R132&R133 place together




Thermal




+12V to 12V




VCC5 to 5V




VCORE net need close to CPU socket plane.




R184&R183 place together





R300&R270 place together



VCCIO_12_Sense




COM PORT




No Use UART Port1

N31-2051331-H06




VOLTAGE CONSOLE

0x26: RH=18K, RL=13K




ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.2	3	3.9	OPEN
BUS_SEL	0%	25%	42%	58%	75%	100%

0x20: RH=10K, RL=OPEN



0x22: RH=1.3K, RL=3.9K




msi MICRO-STAR INT'L CO.,LTD.

File: **SIO-NCT6687-2**



Size: Document Number **MS-7D18** Rev **1.0**

Date: Wednesday, January 13, 2011 Sheet 22 of 67

Realtek Lan-RTL8125B/RTL8111K



LAN Connector



msi MICRO-STAR INT'L CO., LTD.

Realtek Lan-RTL8125B/RTL8111K


Size: Document Number **MS-7D18** Rev **1.0**

Date: Wednesday, January 13, 2021 Sheet 23 of 67

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE


CPU FAN 2A



TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE


PUMP FAN 3A




TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE

SYS FAN 1A







SYS FAN 1A









layout AUDIO MOAT hollowing out
AUDIO MOAT line 40mil






Closed Codec






remove 897_GP10 modify 20201215







De-POP circuit




Note:

If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining




2017/07/20 Realtek prefer to unstuff RV14


RTD2166



Internal Analog power at 1.2V




only for B560 PRO-VDH WIFI& B560 PRO-VDH SKU




N51-15F0581-F02

VCC3 Full Screen current 165mA







Modify 20201221






Power Loss = (Vin - Vou) * Iout
 = (5 - 3.389) * 0.17
 = 1.611 * 0.17
 = 0.274W < 0.4W

Main: D08-0100800-P16
 Av1: D08-0100200-B07

HDMI 2.0




For fine-tune CLK rise time and close to chip




Reserved Trapping Setting

Output Swing	GPIOURDBG	+OVDD33	+OVDD33
Level 1 (Lowest)	0	0	
Level 2 (Default)	0	1	
Level 3	1	0	
Level 4 (Highest)	1	1	




HDMI 1.2V




remove

HDMI 1V




HDMI 5V



Add common-mode choke for EMI and close to connector

HDMI 3.3V












msi MICRO-STAR INT'L CO., LTD.


HDMI Connector

Size: Document Number: **MS-7D18**




Date: Wednesday, January 13, 2021 Sheet 29 of 67

Rev **1.0**





M.2 Connector





BIOS_MODE

BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode
GPO (0)	GPO (1)	M2-SATA
GPO (0)	GPO (0)	M2-PCIE
GPI	GPI	AUTO


BIOS MODE








BIOS_CPU_PCH_SEL GPP_H11	Mode
GPI (1)	CML (PCH)
GPO (0)	RKL (CPU)







22 * 42/60/80






USB 3.2 Gen1




USB 2.0

PS2 KEYBOARD & MOUSE CONNECTOR




USB 2.0

JUSB1&JUSB2 180 degree




USB 3.2 Gen1 JUSB3 180 degree



GL850G USB2.0 HUB

USB HUB IN 850hm
OUT 90 Ohm

Note: Please connect to USB Power Source.



msi MICRO-STAR INT'L CO.,LTD.


Title: **Front USB3.2/USB2.0/GL850HUB**

Size: Document Number **MS-7D18** Rev **1.0**

Date: Wednesday, January 13, 2021 Sheet 35 of 67

Rear USB3.1 Redriver


COPY 7D10




EQ	dB	
0	11.5	0 to GND
R	7.4	68K to GND
F	9.9	NC
1	13.1	0 to VDD

PN Swap

USB3_TX2	A	F	R
USB3_RX2	B	R	F
USB3_TX1	C	F	R
USB3_RX1	D	R	F




FG	dB	
0	-1.2	0 to GND
R	0	68K to GND
F	1.0	NC
1	2.0	0 to VDD




change copy 7c73



- [13] USB_DP4 >>
- [13] USB_DN4 >>
- [13] USB_DP3 >>
- [13] USB_DN3 >>




Swap



Swap




USB POWER




5VSBDRV_DIMM, 5VCCDRV_DIMM width 12mil,
 Do NOT route near the edge of a board.



REAR USB PORT POWER




FRONT USB PORT POWER



SATA PORT 0,1


Black 90 degree



ADD SATA3_4


SATA PORT 2,3

Black 90 degree





SATA PORT 4,5

Black 180 degree





CUT_VBAT/CLR_CMOS




remove R930,R919,C792,Q119




VBAT




Module Stuff CHIP_PWGD,
But PCH_PWROK may ramp up before CHIP_PWGD.




OCP: 60A






SMBus Address=0x21h (7-bit)
=0x42h (8-bit)



Jumper insert,VCORE/VGT 0.9V.








SET1:Iccmax:210A,OCp:130A*Iccmax,DVID mV
SET5:Iccmax:35A,OCp:130A*Iccmax,DVIDmV
SET1: 1075mV and εGV=1250mV
SET2: 1225mV and εGV=50mV
SET3: 125mV and εGV=650mV
SET4: 1025mV and εGV=150mV













Title PWM-RT3609BE VCORE/VGT

Size Document Number MS-7D18 Rev 1.0






Date: Wednesday, January 13, 2021 Sheet 44 of 67








SA Power:1.05V,22.1A OCP:35A





VCCIO 0

0.95V Icc:6.4A CML
1.05V Icc:7.5A RKL



$I_{rms1} = I_{out} * \sqrt{I_{out}/V_{in}} * (1 - (V_{out}/V_{in}))$
 = 6.4 * 0.27
 = 1.728A





$I_{rms2} = I_{out} * \sqrt{I_{out}/V_{in}} * (1 - (V_{out}/V_{in}))$
 = 8.3 * 0.2826
 = 2.346A



GPP_F22	GPP_F23	CPU_ID	VCCIO_0
Low	Low	Low	0.95V
Low	Low	High	1.05V
High	Low	High	1.075V
Low	High	High	1.100V
High	High	High	1.125V

VCCIO 12

1.0V Icc:9.6A RKL



DDR4 Power:1.2V,14.15A


4.3A For CPU
9.1A For 4DIMM
0.75A For VTT_DDR

$$I_{out} = 4.3+9.1+0.75=14.15A$$

$$I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs}(on) = 7.32K * 10u / 4.6m = 15.913A$$

$$I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs}(on) = 7.32K * 10u / 3m = 24.4A$$

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 16A	3	4.6		mΩ
		V _{GS} = 10V, I _D = 20A	2.1	3.3		



[21] SIO_VDDQ_EN >> R130 0R/4 need confirm select
[21.52] VPP_VR_PG >> R129 X 0R/4 DDR_VR_EN





Table 1. States of EN_MODE Control Circuit


Q1	Q2	V _{EN_MODE} (V)	Mode
ON	OFF	2.37 2.1~2.7V	DEM
OFF	OFF	4.5 4.3~5V	FCCM
OFF	ON	0 <0.4V	Shutdown

$$V_{OUT} = \left[V_{REFOUT} \times \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) \right] + \frac{\Delta V_{OUT}}{2}$$

$$V_{out} = V_{refout} * (1 + R1/R2) = 0.794 * (1 + 1/1.96) = 1.1991v$$

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

$$I_{rms} = I_{out} * \text{SQRT}((V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))) = 14.15 * \text{SQRT}(0.1824) = 6.043A$$



$$\epsilon GIL = (V_{in} - V_{out}) / (L * F_{sw}) * V_{out} / V_{in} = (5 - 1.2) / (0.82u * 300K) * (1.2/5) = 3.7073A$$

$$R_{OCSET} = \frac{I_{VALLEY} * R_{LGS}(ON)}{I_{OCSET}}$$

$$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \epsilon GIL)] * R_{ds}(on) / I_{ocset} = [(1.3 * 13.67) - (0.5 * 3.7073)] * 3m / 10u = 4.7752Kohm$$

$$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \epsilon GIL)] * R_{ds}(on) / I_{ocset} = ((1.3 * 13.67) - (0.5 * 3.7073)) * 4.6m / 10u = 7.3219Kohm$$

$$L(MIN) = \frac{V_{IN} - V_{OUT}}{f_{sw} * k * I_{OUT_Full\ Load}} * \frac{V_{OUT}}{V_{IN}}$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full\ load}) * (V_{out}/V_{in}) = (5 - 1.2) / (300K * 0.2 * 13.67) * (1.2/5) = 1.1119uH$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full\ load}) * (V_{out}/V_{in}) = (5 - 1.2) / (300K * 0.4 * 13.67) * (1.2/5) = 0.55596uH$$

So L range = 0.55596uH ~ 1.1119uH

2019/9/27
Q11 is changed to N-PK806BA and Q18 is changed to N-PK810BA by Ivy's comment
2019/12/17
Q11 is changed to SM4337NSKPC-TRG and Q18 is changed to SM4503NHKPC-TRG by Ivy's comment

VPP2.5V Power:2.5V,6A(for dimm LED)

IC OCP:7.6A(6.6A~8.6A)


$$F_{SW}(kHz) = \frac{V_{OUT}(V)}{V_{IN}(V) \times T_{ON}(nS)} \times 10^6$$

$$T_{on} = \frac{V_{out}}{V_{in}} \times \frac{1}{F_{sw}}$$

$$I_{rms} = I_{out} \times \sqrt{(V_{out}/V_{in}) \times (1 - (V_{out}/V_{in}))}$$

$$= 6 \times 0.5$$

$$= 3A$$



$$V_{out} = V_{ref} \times (1 + \frac{R4497}{R4499})$$

$$= 0.8 \times (1 + \frac{1K}{0.47K})$$

$$= 0.8 \times 3.1277$$

$$= 2.50216V$$

EN:off threshold 0.5V
on threshold 1.6V


Recommended Operating Conditions

ITEM	SYMBOL	MIN	MAX	UNITS
Input Voltage	VIN	1.0	5.5	V
	VCNTL	3.0	5.5	
	EN1 & EN2	0	3.3	V
	VREF	0.5	3.3	

DDR VTT Power



To CPU Copper trace width > 250mils, Fill island behind DIMM > 400mils.

VREF Shutdown Mode				
Shutdown Threshold	V _{HI}	Enable	0.4	V
	V _L	Disable	0.15	



VCCST PLL

1.05V; 2.3A





VCCSTG

1.05V; 0.9A

Power Loss1 = (Vin - Vout) * Iout
 = (1.8 - 1.05) * 0.95
 = 0.75 * 0.95
 = 0.7125W



Vout = Vref*(1+Rup/Rdown)
 = 0.8*(1+1K/3.16K)
 = 1.0532V



VCCPLL OC


1.2V; 250mA

Vout = Vref*(1+Rup/Rdown)
 = 0.8*(1+1K/2K)
 = 1.2V




PCH Power:VCCIN AUX

1.8V 9.646A




PCH 1P8 VSB

1.8V; 2.622A





PWR-VRM-Sequence

for S0ix




for 5VDIMM and 5VDUAL



for S0ix



for wake




PCH_PWROK/VCCST_PWRGD






48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4_09VREF stuff for VREF.




Control	Net Name	PWM USE
PCH	LED_DATA4	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_DATA1	No Use
JRAINBOW2	LED_DATA3	No Use
JCORSAIR1	LED_DATA2	No Use
JRCG1/JRCG2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	No Use
Board Side LED	COM 9~12	No Use




IF no JPWRLED1 & JPIPE_LED spec

MCU can powered by 5VDUAL directly.
LED_VCC5 replace with 5VDUAL.

JT1 for FW update




MCU Voltage Monitor




JDASH1

NEW PN:N31-2031431-H06




FOR RSMRST#/DPWROK/SLP_SUS# INTEL sequence request


Remove silego
500s update 1105



S0IX: VCCIO/VCCSTG OFF







JRGB1






Y~±µLED ¿0±ø (RGB)
 ---- PCB #á!r-± (JRGB1)
 ---- #áVU µú@ú RGB ±µÁY#á'©#Ð·Ç 5050 RGB LED ¿0±ø (12V/G/R/B) , ¿0±øÁ'¿éYX¹q~y--"i~3!w°ø (12 Yñ`S) ,
 *ø«x--"i~°2#±#ø

Trip@3.6A








JRAINBOW1



EZ DEBUG LED

2019/10/3
This page is added by FM spec updated

C: D0C-040P100-H91
D: D0C-040V800-H91
V: D0C-040T200-H91
B: D0C-040V700-H91



LED

⌂ : D0C-040P100-H91
AVL: D0C-040S500-E07


LED

Ÿ : D0C-040T200-H91
AVL: D0C-040S200-E07


GPI/O	GPP_H21	GPP_H22	GPP_H23	GPP_H20
LED				
«G	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
·À	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

1. CPU check CPU LED «G; Acheck PASS«á«hCPU LED ·À±¼; C
2. Memory /memory LED«Gcheck PASS«á«hmemory LED ·À±¼; C
3. VGA check/VGA LED«G; Acheck PASS«á«hVGA LED ·À±¼; C
4. BOOT DEVICE check/BOOT LED«G; Acheck PASS«á«hBOOT LED ·À±¼; C
5. I«áŸ; ± [IISQI]¼; «á; AŸ| -ÓLED; O³£-O ·À±¼; C
- ¡" t² î-«±Ó@î" áŸL-i ¡]³y ¡" t² î-«Ÿ]¼; ¡A«hLED«' «öW-z ¡æ-°°ÊS@ ¡^

Return path cap





21ci203T

 MSI MICRO-STAR INT'L CO.,LTD.		
Title EMI CAP		
Size	Document Number	Rev
	MS-7D18	1.0
Date: Wednesday, January 13, 2021 Sheet 61 of 67		

CPU_H1
CPU
ÅK@y
AZIF0208-P001C

Optical Fiducial Marks-120




PCH_HS1
PCH
H/S
HS-0409430


MOS_NHS1
MOS
H/S
8554-65900-00A

MOS_WHS1
MOS
H/S
8554-65901-00A


Mounting Holes




Simulation



MOS Heatsink Holes



PCB FOOTPRINT H_R162D120_BR182_EMI
2020/07/30 PETER MAIL




1.0




21ci203T


(G3)DS5 ----> S0




S0 ----> S3



S3 ----> S0



S0 --> S5



S5 --> G3

