

16924 Woody/Buzz_UMA KBL
Schematics Document

Confidential for Acer CSD Use
Only

DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

Count		
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size A3	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 1	of 106

G-Sensor Board

PCB No : 16B47
Revision : -1

LCD FHD:1920*1080
WXGA:1366*768

I3,15 WXGA (1920x1080) Glass
Touch Panel

G-SENSOR
55

LCD CONN.
55

Project Code:13" 4PD0CR010001
15" 4PD0CS010001

PCB No : 16924
Revision : -2

Intel CPU
Kabylake R U
15W

10 USB 2.0/1.1 ports
6 USB 3.0 ports
High Definition Audio
3 SATA ports
6 PCIe ports
LPC I/F
ACPI 5.0
ITPM

5,7,8,9,10,
11,12,15,16,18,19,21

DDR4 2133/2400MHz; Channel A
DDR4 MD x4 pcs 12

DDR4 2133/2400MHz; Channel B
DDR4 MD x4 pcs 13

24MHz
U22 : X1601 16
U42 : X2301 23

32.768KHz
X1602 16

DDI x 1
USB3.0 x 1
USB2.0 x 1

RTS5450 73

TYPEC 73 74

USB2.0
Finger print 92

DDI
Redriver PS8201 57

HDMI 1.4b 57

PCIe x 1
Mini-Card WLAN & BT comb module 61

USB2.0 x 1

SATA Port 0
HDD 60

PCIe x 4(SATA*)
M2 SSD 62

SPI
SPI Flash
MX25U6473FM2I
-10G-GP
8MB 25

TPM NPCT650 91

LPC BUS

LPC debug port 68

Thermal VD_IN1 26

FAN 26

KBC KB9028QA 24

Charger BQ24780S 44

Touch PAD 65

Int. KB 65

USB3.0 *1 35

USB2.0 x1

USB3.0 x1

USB Charger 36

USB3.0 *1 35

USB2.0 x1

USB3.0 x1

Combo Jack

Hall sensor Board
PCB No : 16B48
Revision : -1

Hall sensor 64

PCB No : 16B46
Revision : -1
small Board

Card reader 64

USB 2.0 64

2CH SPEAKER

Amplifier ALC1006 29

HD Audio Codec ALC295 27

DMIC * 2

Camera

DMIC,CCD Connector 29

PCB No : 17A59
Revision : -1

DMIC BD-L






DMIC Board

PCB No : 17A60
Revision : -1

DMIC BD-R

CHARGER		BQ24780S	44
INPUTS	OUTPUTS		
AD* BT*	19V_DCBATOUT		
SYSTEM DC/DC		RT6228	45
INPUTS	OUTPUTS		
19V_DCBATOUT	5V_AUX_S5 5V_S5		
SYSTEM DC/DC		RT6226	45
INPUTS	OUTPUTS		
19V_DCBATOUT	3D3V_AUX_S5 3D3V_S5		
CPU DC/DC		RT3602	46-47
INPUTS	OUTPUTS		
19V_DCBATOUT	1V_CPU_CORE		
CPU DC/DC		AOZ5049	48
INPUTS	OUTPUTS		
19V_DCBATOUT	1V_VCCGT		
CPU DC/DC		RT9610B	50
INPUTS	OUTPUTS		
5V_S5	1V_VCCSA		
CPU DC/DC		G5388K1	51 52
INPUTS	OUTPUTS		
5V_S5	PWR_VDDQ		
3D3V_S5	PWR_1D0V		
SYSTEM DC/DC		9661-25ADJ	53
INPUTS	OUTPUTS		
3D3V_S5	1D8V_S5		
SYSTEM DC/DC		S-1339D15	53
INPUTS	OUTPUTS		
3D3V_S5	1D5V_S0		
SYSTEM Load switch		TPS22976	40
INPUTS	OUTPUTS		
3D3V_S5	1D5V_S0		
5V_S5	5V_S0		
1D0V_S5	1V_VCCST		
1D8V_S5	1D8V_S0		
SYSTEM Load switch		APE8939	40
INPUTS	OUTPUTS		
1D0V_S5	1V_VCCIO		

Main Func = CPU



(#543016) eDP_RCAMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCAMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Design Guideline:
 Skylake processor signal eDP_RCAMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

Count

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_(DISPLAY)**

Size Custom Document Number **Woody/Buzz_KBL** Rev **-2**

Date: Tuesday, July 25, 2017 Sheet 3 of 106

Main Func = CPU

DDR4 ball type:NON Interleaved Type







Figure 5-14. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down Strobe/Data/Reset/RCOMP Signal Topologies



Layout Note:
Design Guideline:
SM_RCAMP keep routing length less than 500 mils.

R501	
DDP	121ohm(64.12105.6DL)
SDP	200ohm(64.20005.6DL)

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_(DDR)**


Size Custom Document Number **Woody/Buzz_KBL** Rev **-2**

Date: Tuesday, July 25, 2017 Sheet 5 of 106

DETECT&RESET




DEBUG PORT




I2C



OTHER




[#545659 Rev0.7]



GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCGPPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCGPPF	1.8V
Primary Well Group G (GPP_G)	VCCGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V



Vendor	GONFIG4 (GPP_A19)	CONFIG3 (GPP_A18)	CONFIG2 (GPP_A21)	CONFIG1 (GPP_A20)	Mfr.PN	Wistron PN	Capacity	DDP/SDP
HYNIX	0	0	0	0	H5AN8G6NAFR-UHC	KN.8GB0G.049	8Gb	SDP
MICRON	0	0	0	1	MT40A512M16JY-083E:B	KN.8GB04.013	8Gb	SDP
SAMSUNG	0	0	1	0	K4A8G165WB-BCRC	KN.8GB0B.048	8Gb	SDP
HYNIX	0	0	1	1	H5AN4G6NAFR-TF	KN.0040G.015	4Gb	SDP
HYNIX	0	1	0	0	H5AN4G6NAFR-UHC	KN.0040G.016	4Gb	SDP
MICRON	0	1	0	1	MT40A256M16GE-083E:B	KN.00404.010	4Gb	SDP
SAMSUNG	0	1	1	0	K4A4G165WE-BCRC	KN.0040B.014	4Gb	SDP
HYNIX	0	1	1	1	H5AN4G6NAMR-UHC	KN.0160G.010	16Gb	DDP
MICRON	1	0	0	0	MT40A1G16WBU-083E:B	KN.01604.001	16Gb	DDP

Count





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(LPSS/ISH)**

Size: Custom Document Number: **Woody/Buzz_KBL** Rev: **-2**

Date: Tuesday, July 25, 2017 Sheet 6 of 106

Main Func = CPU



Layout Note:
 1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Length match<25mil

Figure 10-7. Routing Illustration for SVID Topology




Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{pu1} [Ω]	R _{pu2} [Ω]	R _{S1} [Ω]	R _{S2} [Ω]	VCC _{ST} [V] ^T
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

Count

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_POWER1**

Size Custom: **Woody/Buzz_KBL** Rev: **-2**

Date: Tuesday, July 25, 2017 Sheet 7 of 106


SVID Use

Confidential for Acer CSD Use

Blanking

Count




緯創資通			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number			Rev	
A4	Woody/Buzz_KBL			-2	
Date:	Tuesday, July 25, 2017			Sheet	9 of 106



U22 0603 22uF *22 , 0402 10uF*11 , 1uF*1

0402 10uF*13

U42 0603 22uF *4 , 0402 10uF*15



1V_VCCIO
10uF * 2 1uF * 4





Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 2 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSA	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VCCIO		6x 10 uF 0402	Place as close to the package as possible
		4x 1 uF 0402	Place as close to the package as possible
VDDQ		3x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible
VDDQC		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQC pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example shown in Figure 48-3. The 0402 cap to VDDQC BGA routing should not exceed 40mm (1.5"). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required.
VCCPLL		1x 1 uF 0402	Place as close to the package as possible.
VCCPLL_OC		1x 1 uF 0201	Do not route VCCPLL, VCCPLL_OC, VCCGT closest adjacent layer over any power net other than ground.
VCCGT		1x 1 uF 0402	For VCCST: Refer to Figure 48-2 for additional routing details for VCCST & VCCSTG.

Notes:
 1. The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth = 250kHz e.g., 1MHz switching VR.
 2. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source
 3. Due to the difference between the package designs, KBL U 2+2 design requires more on-board decoupling in order to maintain the same leadline.
 4. Diagram of placement for 0402 backside caps for CPU decoupling.



Power Layout



48.1.3 Kaby Lake U Compatible Design Recommendation

48.1.3.1 KBL-R U 4+2 / KBL U 2+2 Design Recommendation

Table 48-3. Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U 4+2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mO ESR)	1x 220 uF (@4.5mO ESR)	Placed at primary side near to VR output
	1x 220 uF (@4.5mO ESR)		Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220 uF (@4.5mO ESR)		Placed at primary side near to VR output
VDDQ Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCGT Power Plane at V/PDA VR output	1x 0.1uF 0402		Placed at primary side near to VR output

Notes:
 1. These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
 2. Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 1 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	31x 1 uF 0402 or 0201		Refer to diagram in Note 4 below for placement recommendation of 0402 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V)	
Vcc/VCCGT	5x 1 uF 0402 or 0201		Place as close to the package as possible
	12x 10 uF 0402		Place on secondary side, underneath the package
VCCGT	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V)	

Count

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsin 221, Taiwan, R.O.C.

File: CPU_(Power CAP1)
 Sca: Custom
 Docu: Number
 Name: Woody/Buzz_KBL Rev: -2
 Date: 1/25/2017, July 25, 2017 Sheet 10 of 108








SLICED GT

1V_VCCGT










0603 22uF *14 , 0402 10uF*26

1V_VCCSA

0402 10uF*12



U22.15W	IA	750KHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mV/30us	1X0.15uH	2K330f/9mW	30K22uF
	GT	750KHz	40A (31A)	18A (18A)	3.1mΩ	38A (TBD)	70mV/10us	1X0.15uH	2K330f/9mW	36K22uF
	SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mV/30us	1X0.42uH	None	5K22uF



CLOSE CPU AB19

CLOSE CPU AF18

CLOSE CPU K17

CLOSE CPU N15

CLOSE CPU K15









CLOSE CPU AF20

CLOSE CPU N18

CLOSE CPU A10

CLOSE CPU A11

CLOSE CPU BB10



CLOSE CPU AJ19

CLOSE CPU V19

CLOSE CPU AG15

CLOSE CPU Y16

CLOSE CPU T16

CLOSE CPU AK17

CLOSE CPU AK19

CLOSE CPU AA1

Count

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU_(Power CAP2)	
Size: Custom	Document Number: Woody/Buzz_KBL
Date: Tuesday, July 25, 2017	Rev: -2
Sheet: 11	of 106

DQ0	DQ0-DQ7
DQ1	DQ8-DQ15
DQ2	DQ16-DQ23
DQ3	DQ24-DQ31
DQ4	DQ32-DQ39
DQ5	DQ40-DQ47
DQ6	DQ48-DQ55
DQ7	DQ56-DQ63

please notice that signal BG1 (pin19) and UQ2 (pin19) are required








Figure 3-29. SKL/KBL U DDR4 x16 Memory Down SDP and DDP common board BG1 Signal Topology



Note: When DDP: R3 = 0 ohms/020L/1%, R2 = Unstuffed
Note: When SDP: R3 = Unstuffed, R2 = 0 ohms
Note: BO1+ BO2 + M should be 25mils shorter than other CMD signals.

SDP & DDP SETTING



DDP: 240ohm
SDP: 0ohm

DDP x16 and SDP x16 Compatible Layout











Figure 4-3. SKL/KBL U DDR4 Memory Down VREF-dq and VREF-ca Overview



DDR4 On Board RAM Power Decouple Cap



Description	Display Port B Detected	Display Port C Detected	Reserved	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	Display Port D Detected
GPIO	GPP_E19	GPP_E21	SPI0_MISO	GPP_B18	GPP_B22	HDA_SDO	GPP_E23
Schematic							
High	Detected	Detected	Detected	Enable	LPC	Disable	Detected
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	Not Detected
	internal pull-down	internal pull-down	internal pull-up	internal pull-down	internal pull-down	internal pull-down	internal pull-down

Description	Top Swap Override	Reserved	Reserved	Reserved	TLS Confidentiality	eSPI or LPC	Reserved
GPIO	GPP_B14	SPI0_MOSI	SPI0_IO2	SPI0_IO3	GPP_C2	GPP_C5	GPP_B23
Schematic							
High	Enable				Enable	eSPI	
Low	Disable				Disable	LPC	
	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down

DDPB_CTRLDATA / GPP_E19	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port B is not detected. 1 = Port B is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRLDATA / GPP_E21	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port C is not detected. 1 = Port C is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.

GSPI0_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITPXDK. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. The status of this strap is readable using the NO REBOOT bit (Chipset Configuration Registers: RCBA + Offset 3410h:Bit 5). 3. This signal is in the primary well.
----------------------	-----------	--------------------------	---

GSPI1_MOSI / GPP_B22	Boot BIOS strap bit BBS	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 15). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. Bit 10 0 = SPI 1 = LPC Destination Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination select to LPC by functional BIOS configuration. This Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GME LAM. 4. This signal is in the primary well.
----------------------	-------------------------	--------------------------	--

Signal	Usage	When Sampled	Comment
DDPD_CTRLDATA / GPP_E23	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port D is not detected. 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.

SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "Top Swap" mode. (Default) 1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two cache blocks in the SPI or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through ITC). Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCH, bit4). 4. This signal is in the primary well.
----------------	-------------------	--------------------------	---

SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be disabled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--------------------	---------------------	------------------------	--




SMLQALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
---------------------	-------------	------------------------	---

Name	Internal Pull-up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default	NMI or SPI Capable	Note
		Input	Output				
GPP_B22	20K PD (See note)	No	No	GSPI1_MOSI	GPO	None	• Also used as a strap. • The pull-down resistor is disabled after PLTRST# de-asserts
GPP_B23	20K PD (See note)	Yes	No	SMLALERT# / PCIRRT#	GPO	NMI SPI	• Also used as a strap. • The pull-down resistor is disabled after PLTRST# de-asserts

Signal Name	Power Plane	During Reset	Immediately after Reset	53/54/55	Deep Sx
HD Audio Interface					
HDA_RST#	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SYNC	Primary	Internal Pull-down	Driven Low	Internal Pull-down	OFF
HDA_BLK	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SDO	Primary	Internal Pull-down	Driven Low	Driven Low	OFF
HDA_SDI[1:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down	OFF



Signal Name	Power Plane	During Reset	Immediately after Reset	53/54/55	Deep Sx
I/O Signal Planes and States					
SPI0_CLK	Primary	Driven Low (See Note 3)	Driven Low	Driven Low	OFF
SPI0_MOSI	Primary	Internal Pull-up/ Pull-down (See Note 1 & 2)	Driven Low	Driven Low	OFF
SPI0_MISO	Primary	Driven High (See Note 3)	Internal Pull-up	Internal Pull-up	OFF
SPI0_CS0#	Primary	Driven High (See Note 3)	Driven High	Driven High	OFF
SPI0_CS1#	Primary	Internal Pull-up (See Note 3)	Driven High	Driven High	OFF
SPI0_CS2#	Primary	Driven High (See Note 3)	Driven High	Driven High	OFF
SPI0_IO[2:1]	Primary	Internal Pull-up (See Note 1)	Internal Pull-up	Internal Pull-up	OFF
SPI1_CLK	Primary	Undriven	Undriven	Undriven	OFF
SPI1_MOSI	Primary	Undriven	Undriven	Undriven	OFF
SPI1_MISO	Primary	Undriven	Undriven	Undriven	OFF
SPI1_CS#	Primary	Undriven	Undriven	Undriven	OFF
SPI1_IO[2:1]	Primary	Undriven	Undriven	Undriven	OFF

Notes:
1. This signal is tri-stated (with weak internal pull-up) prior to RSMRST# de-assertion.
2. Weak internal pull-up resistor is enabled when RSMRST# is asserted and is switched to a weak internal pull-down when RSMRST# is de-asserted.



Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Note: Must maintain low DC resistance routing (<0.1 ohm).
- Isolation Spacing: At least 12 mils to any adjacent high speed I/O.



Copyright for Acer CSID



071.SKYLA.000U
CPU

Table 27. Socket 2 Module Configuration


State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	NC	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.








	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

	KBL Premium U	Acer 2015	2017 R15(Premium)	2017 R15(base)
Lane1	USB3 Port1	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane2	USB3 Port2	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane3	USB3 Port3	USB 3 (IO)	USB 3 Type-C (IO)	USB 3 Type-C (IO)
Lane4	USB3 Port4			
Lane5	USB3 Port5 (Premium)	PCIe Port1		
Lane6	USB3 Port6 (Premium)	PCIe Port2	dGPU	dGPU
Lane7		PCIe Port3		
Lane8		PCIe Port4		
Lane9		PCIe Port5	LAN	
Lane10		PCIe Port6	WiFi	WiFi
Lane11	SATA0 (Base/Premium)	PCIe Port7 (Premium)	HDD	HDD
Lane12	SATA1 (Base/Premium)	PCIe Port8 (Premium)	ODD	
Lane13		PCIe Port9		
Lane14		PCIe Port10		
Lane15	SATA1 (Premium)	PCIe Port11	M.2 SSD (PCIe x4) PCH5 needs to set PCIe x4 lane reversal	M.2 SSD (PCIe x4) PCH5 needs to set PCIe x4 lane reversal
Lane16	SATA2 (Premium)	PCIe Port12	M.2 SSD (SATA x1)	M.2 SSD (SATA)
	USB2 Port1	USB 3 (IO)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)
	USB2 Port2	USB 3 (IO)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)
	USB2 Port3	USB 3 (IO)	USB 2 Type-C (IO)	USB 2 Type-C (IO)
	USB2 Port4	USB 2 (IO) / SensorHub	USB 2 (IO)	USB 2 (IO)
	USB2 Port5	BT	BT	BT
	USB2 Port6	TS	TS	TS
	USB2 Port7	CCD	CCD	CCD
	USB2 Port8	CR (USB) / FP	CR	CR
	USB2 Port9	FP	FP	FP
	USB2 Port10			








Main Func = PCH



Count

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MCP_CLOCK	
Size Custom	Document Number Woody/Buzz_KBL
Date: Tuesday, July 25, 2017	Rev -2
Sheet 16	of 106

Main Func = PCH



Processor Interface	RCIN#	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the processor other sources of INIT#. When the processor detects the assertion of this signal, INIT# is generated for 16 PCI clocks.



20.9 Serial Interrupt

The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to 24 MHz CLKOUT_LPC, and follows the sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase**, Signal driven low
- **R – Recovery Phase**, Signal driven high
- **T – Turn-around Phase**, Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0-1, 3-15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20-23).

Note: IRQ14 and IRQ15 are special interrupts and maybe used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.



Count

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LPC,SPI,SMBUS,CLINK**

Size Custom: Document Number: **Woody/Buzz_KBL** Rev: **-2**

Date: Tuesday, July 25, 2017 Sheet 18 of 106




Table 2: eSPI/LPC Pinlist for SKL-PCH

SKL-PCH Pin Name	Direction	LPC Signal	eSPI Signal	Pin Description
GPP_A_0	in	RCINB	<GPIO>	
GPP_A_1	inout	LAD_0	ESPI_IO_[0]	LPC Cmd/Addr/Data or eSPI Data [0]
GPP_A_2	inout	LAD_1	ESPI_IO_[1]	LPC Cmd/Addr/Data or eSPI Data [1]
GPP_A_3	inout	LAD_2	ESPI_IO_[2]	LPC Cmd/Addr/Data or eSPI Data [2]
GPP_A_4	inout	LAD_3	ESPI_IO_[3]	LPC Cmd/Addr/Data or eSPI Data [3]
GPP_A_5	out	LFRAMEB	ESPI_CS5	LPC Frame or eSPI Chip Select
GPP_A_6	inout	SERIRQ	<GPIO>	
GPP_A_7	iod	PIRQAB	<GPIO>	
GPP_A_9	out	LPC_CLKOUT_0	ESPI_CLK	
GPP_A_14	out	SUS_STATB	ESPI_RESETB	
GPP_C_5_SM LOALERTB	input	ESPI_EN Pin Strap		eSPI Enable Pin Strap; sampled at RMSRST# deassertion 0: LPC; 1: eSPI
VCCPGPPA	-	3.3V	1.8V	Voltage for all GPIOs in GPP_A group

NOTE: All pin mappings are subject to change. Refer to the SKL-PCH EDS for final pin list.

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU_(CS-2/EMMC)**

Size Custom: **Woody/Buzz_KBL** Rev: **-2**


Date: Tuesday, July 25, 2017 Sheet 19 of 106

Main Func = PCH

- 24 SYS_PWROK >>>
- 40 PCH_PWROK >>>
- 24,61,62 PCIE_WAKE# >>>
- 24,40 ALL_SYS_PWRGD >>>
- 24,61,62,68,89,91 PLT_RST# <<<
- 24 RSMRST#_KBC >>>
- 45,53,73 3V_5V_POK >>>
- 24,40,53,60 PM_SLP_S3# <<<
- 24,40,51 PM_SLP_S4# <<<
- 24 PM_PWRBTN# >>>
- 24 AC_PRESENT >>>




BATLOW#: Pull-up required even if not implemented.



#543016 Rev0.7
 1. VCCST_PWRGD is only 1.0 V tolerant.
 2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST

VCCST_PWRGD / HWM201:




VCCST_PWRGOOD



VCCST_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification

GPP_A13-15 pin(LPC/eSPI):

Name	Internal Pull-Up/Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN#/SUSPWRDNACK eSPI mode: None	SUSWARN#/SUSPWRDNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: ESPI_RESET#	SUS_STAT# (LPC mode) ESPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)



Count


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(POWER MANAGEMENT)**

Size: Custom Document Number: **Woody/Buzz_KBL** Rev: **-2**

Date: Tuesday, July 25, 2017 Sheet: 20 of 106

Main Func = PCH



Count



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(VSS)**



Size Custom: Document Number **Woody/Buzz_KBL** Rev **-2**

Main Func = CPU

- 24 PECL_EC <<>>
- 24,44,46 PROCHOT#_CPU <<>>
- 24 SH_INT# >>>
- 55 TOUCH_INT# >>>
- 65 TP_IN# >>>
- 69 GSR_HDD_INT1 >>>



PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GT L1 OD 0	SE	All processor lines
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	0	OD	SE	All processor lines



Count


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_(JTAG/CPU SIDE BAND)**

Size Custom Document Number **Woody/Buzz KBL** Rev **-2**

Date: Tuesday, July 25, 2017 Sheet 22 of 106

Main Func = CPU



CPU

PCH strap pin:

CFG3

R2305 1KR2J-1-GP

DY

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

PCH strap pin:


CFG4

R2304 1KR2J-1-GP


DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG[19:0]	I/O	GTL	SE	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> 1 = (Default) Normal Operation; No stall; 0 = Stall. CFG[1]: Reserved configuration lane. CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> 1 = Normal operation 0 = Lane numbers reversed. CFG[3]: Reserved configuration lane. CFG[4]: eDP enable: <ul style="list-style-type: none"> 1 = Disabled. 0 = Enabled. CFG[6:5]: PCI Express* Bifurcation <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* CFG[7]: PEG Training: <ul style="list-style-type: none"> 1 = (default) PEG Train immediately following RESET# de-assertion. 0 = PEG Wait for BIOS for training. CFG[19:8]: Reserved configuration lanes.
-----------	-----	-----	----	--

PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for SKL.	N/A	All processor lines
--------------	---	-----	---------------------



CPU



P/N: 082.30006.0041

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_RESERVED,CFG**

Size Custom Document Number **Woody/Buzz_KBL** Rev -2

Date: Tuesday, July 25, 2017 Sheet 23 of 106

Power
- <<<ODIV_AUX_S5
- <<<ODIV_S0
- <<<ODIV_RTC_AUX

Signal

<<<H_ROMA 18
>>>FUN_OFF 68.89
<<<LPC_FRAME#_CPU 18.68.91
>>>LPC_AD_CPU_P3 18.68.91
>>>LPC_AD_CPU_P2 18.68.91
>>>LPC_AD_CPU_P1 18.68.91
>>>LPC_CLK_KBC 18
>>>PLT_RST# 20.61.62,68.91
>>>WLAN_PCIE_WAKE# 20.61

>>>LID_CLOSE# 64
>>>LID_CLOSE#F 64
<<<OTP_PWR_EN# 65
>>>PURE_HW_SHUTDOWN# 26.40
>>>PM_CLKRUN#_EC 18.91
<<<E1_TXD 61.68
<<<SH_INT# 22

>>>EC_TP_IN# 24.65
>>>KBC_BEEP 27
>>>KB_BL_DET# 65
>>>FAN_PWM 26.89
>>>FAN_TACH1 28.89
>>>Value# 64
>>>Value# 64

>>>KSD0 66.89
>>>KSD1 66.89
>>>KSD2 66.89
>>>KSD3 66.89
>>>KSD4 66.89
>>>KSD5 66.89
>>>KSD6 66.89
>>>KSD7 66.89
>>>KSD8 66.89
>>>KSD9 66.89
>>>KSD10 66.89
>>>KSD11 66.89
>>>KSD12 66.89
>>>KSD13 66.89
>>>KSD14 66.89
>>>KSD15 66.89
>>>KSD16 66.89
>>>KSD17 66.89

>>>MC_SM# 44.74
>>>DC_PWROK# 44
>>>KBC_PWRBTN# 64.89
>>>BAT_IN# 43.44
>>>DC_IN_OK 44.73.74

>>>AD_IA 44
>>>BT_IA 44
>>>ALL_SYS_PWRGD# 20.40
>>>MODEL_ID_AD 55
<<<STBY_LED 64.89
<<<POWER_LED 64.89
<<<CHARGE_LED 64.89
<<<DC_BATFULL 64.89

<<<DME_LCLK 18.55.70.73
<<<DME_DATA 18.55.70.73
<<<BAT_SCL 43.44
<<<BAT_SDA 43.44
<<<SPL_WP_ROM 18.25
<<<EC_TPCLK 65
<<<EC_TPDATA 65
<<<ME_UNLOCK 17
<<<EC_TP_IN# 24.65

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40

<<<AC_PRESENT 20
<<<ADP_BLEN_CPU 3
<<<PM_PWRBTN# 20
>>>PCIE_WAKE# 20.61.62

<<<INT_SERIRQ 18.68.91
<<<EC_SM# 3
<<<EC_SCM# 3

3.3V
>>>PM_SLP_S3# 20.40.53.60
>>>PM_SLP_S4# 20.40.51

LPC BUS=>3.3V
SPI BUS=>3.3V/1.8V (VCC_IO2 PIN:124 OPTION)

>>>PD_INT# 73

<<<USB_CHARGER_EN 36
<<<USB_CHAR_SEL 36
<<<USB_CHAR_CT1 36

<<<WPL_RF_EN 61
<<<BLUETOOTH_EN 61.89
<<<USB_PWR_EN# 35.64
>>>WLAN_PCIE_Value# 24.61

<<<CHG_ON# 44
>>>PECLEC 22
>>>WLAN_PERST# 61
>>>WLAN_PWR_EN# 61

<<<TS_LDC_SCL_CON 6.55
<<<TS_LDC_SDA_CON 6.55
<<<SYS_PWROK 20

<<<SPL_WP_ROM 18.25
<<<SPL_WP_ROM 18.25
<<<SPL_CLK_ROM 18.25
<<<SPL_CS_CPU#0 18.25

>>>AD_IA 44
>>>BT_IA 44
>>>ALL_SYS_PWRGD# 20.40
>>>MODEL_ID_AD 55

<<<STBY_LED 64.89
<<<POWER_LED 64.89
<<<CHARGE_LED 64.89
<<<DC_BATFULL 64.89

<<<DME_LCLK 18.55.70.73
<<<DME_DATA 18.55.70.73
<<<BAT_SCL 43.44
<<<BAT_SDA 43.44
<<<SPL_WP_ROM 18.25
<<<EC_TPCLK 65
<<<EC_TPDATA 65
<<<ME_UNLOCK 17
<<<EC_TP_IN# 24.65

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40


























<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40

<<<TRST_ON 16
<<<BLDN_OUT 55
<<<AD_OFF 43
<<<VD_IN1 26
<<<VD_OUT0 26
<<<PROCHOT#_CPU 22.44.46
<<<KSMRST#_KBC 20
<<<AMP_MUTE# 27
<<<OV_EN 40.45
<<<KB_BL_PWM 65
<<<TOUCH_EN 55
<<<OV_SS_ENABLE# 40



Pin list table with columns for Pin No., Pin Name, and Pin Function. Includes pins like LPC_CLK_KBC, VCC_LPC, VCC_IO2, and various GPIO pins.




Table with columns: PCB_VRR_AD, Pull-Down Register, Full-High Register, Typical Voltage, Max Voltage, and KBC Firmware Setting. Lists settings for SA, SB, SC, -1, -2, and reserved project use.

Table with columns: Pin No., Pull-up Register, Pull-down Register, Typical Voltage, Min Voltage, and EC Firmware Setting. Lists settings for various pins like SA, SB, SC, etc.

Main Func = SPI Flash


SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil



20170215 Delete U2504 For ENG

Main Func = RTC



RTC BATTERY


1st= 023.21212.0001
2nd= 023.22032.0621

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Flash(KBC+PCH)/RTC			
Size	Document Number	Rev	
Custom	Woody/Buzz KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet	25 of 106


- 24 VD_IN1 <<<
- 24,26,89 FAN1_PWM >>>
- 24,89 FAN_TACH1 <<<
- 24,40 PURE_HW_SHUTDOWN# <<<
- 24 VD_OUT1 >>>
- 40,46 VR_RDY >>>
- 89 FAN_TACH1_C <<<
- 24,26,89 FAN1_PWM <<<

SSID = Thermal





RT2601 close CPU and Vcore chock

VD_IN1 trace 10 mli



Layout 15 mil







Count




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal 7718/Fan Controller P2793	
Size	Document Number
Custom	Woody/Buzz KBL
Date: Tuesday, July 25, 2017	Rev -2
Sheet 26	of 106

SSID = AUDIO


- 29.89 AUD_SPK1_R_L+ <<<
- 29.89 AUD_SPK1_R_L- <<<
- 29.89 AUD_SPK1_R_R+ <<<
- 29.89 AUD_SPK1_R_R- <<<
- 17 HDA_BITCLK_CODEC >>>
- 17 HDA_SYNC_CODEC >>>
- 17 HDA_SDIN0_CPU <<<
- 17 HDA_SDOUT_CODEC >>>
- 18.29 SML0_DATA_CPU >>>
- 18.29 SML0_CLK_CPU >>>
- 29 AMP_PD <<<
- 24 KBC_BEEP >>>
- 14,17 HDA_SPKR >>>
- 24 AMP_MUTE# >>>
- 29 DMIC2_DATA_CON >>>
- 29 DMIC_CLK_CON >>>
- 29 DMIC1_DATA_CON >>>
- 64.89 AUD_HP1_JACK_L2 <<<
- 64.89 AUD_HP1_JACK_R2 <<<
- 64.89 AUD_HP1_ID# >>>
- 64.89 RING2 >>>
- 64.89 SELEEVE >>>
- 29 Smart_AMP_DOUT >>>
- 29 Smart_AMP_DIN >>>
- 29 Smart_AMP_BCLK >>>
- 29 Smart_AMP_MCLK >>>
- 29 Smart_AMP_LRCLK >>>



R2727 is need to connect. To prevent the beep sound



Closed U2701



Confidential For Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date: Tuesday, July 25, 2017		Sheet 28 of	106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 30 of 106

Confidential For Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved			
Size A4	Document Number Woody/Buzz KBL	Rev -2	
Date: Tuesday, July 25, 2017	Sheet 31	of	106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 32 of 106

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Woody/Buzz KBL

Rev

-2

Date: Tuesday, July 25, 2017

Sheet 33 of 106


Blanking

Confidential for Acer CSD Use


Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 34 of 106

USB1





USB2



USB Power enable










Low Active 2A



USB 3.0 Connector Pin definition


1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



24 USB_CHARGER_EN >>>
 24 USB_CHAR_SEL >>>
 24 USB_CHAR_CT1 >>>

To Connector
 35 USB2_CHAR_N <<<
 35 USB2_CHAR_P <<<

To PCH
 15 USB2_USB20_N <<<
 15 USB2_USB20_P <<<



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	X			
0	1	0	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1			
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1			
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1			
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	
1	1	1	0	SDP2	ILIM_LO	Data Lines Connected
1	1	1	1	CDP (1)	ILIM_HI	

Count

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB CHARGER**

Size Custom: **Woody/Buzz KBL** Rev: **-2**

Date: **Tuesday, July 25, 2017** Sheet **36** of **106**

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date: Tuesday, July 25, 2017		Sheet 37 of	106

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 38	of 106

Blanking

Confidential for Acer CSD Use

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **Reserved**

Size A4	Document Number Woody/Buzz KBL	Rev -2
------------	--	------------------

Date: Tuesday, July 25, 2017 Sheet 39 of 106

Power Sequence



Power Sequence



Run Power



ANNIE Run Power



Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 41 of 106

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

Woody/Buzz KBL

-2


Date: Tuesday, July 25, 2017

Sheet 42 of 106


ANNIE solution

- 24 AD_OFF >>>
- 24,44 BAT_IN# <<<
- 24,44 BAT_SCL <<<
- 24,44 BAT_SDA <<<
- 89 BAT_G <<<
- 89 BAT_IN#_1 <<<
- 89 BATA_SCL_1 <<<
- 89 BATA_SDA_1 <<<
- 64 BAT_RST <<<
- 74 AC_DET <<<


Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



Battery Insert



SSID = Charger



Total Power Setting

PR4407 45W 73.2K ADT PROTECT 110%
 PR4407 45W 105K ADT PROTECT 130%
 PR4407 65W 150K ADT PROTECT 110%
 PR4407 65W 196K ADT PROTECT 130%

AC Protect

PR4401 100KR2F-L3-GP

PR4402 303MR2J-GP

PR4403 73KR2F-GP

PR4404 100KR2F-L1-GP

PR4405 100KR2F-L1-GP

PR4406 100KR2F-L1-GP

PR4407 100KR2F-L1-GP

PR4408 100KR2F-L1-GP

PR4409 100KR2F-L1-GP

PR4410 100KR2F-L1-GP

PR4411 100KR2F-L1-GP

PR4412 100KR2F-L1-GP

PR4413 100KR2F-L1-GP

PR4414 100KR2F-L1-GP

PR4415 100KR2F-L1-GP

PR4416 100KR2F-L1-GP

PR4417 100KR2F-L1-GP

PR4418 100KR2F-L1-GP

PR4419 100KR2F-L1-GP

PR4420 100KR2F-L1-GP

PR4421 100KR2F-L1-GP

PR4422 100KR2F-L1-GP

PR4423 100KR2F-L1-GP

PR4424 100KR2F-L1-GP

PR4425 100KR2F-L1-GP

PR4426 100KR2F-L1-GP

PR4427 100KR2F-L1-GP

PR4428 100KR2F-L1-GP

PR4429 100KR2F-L1-GP

PR4430 100KR2F-L1-GP

PR4431 100KR2F-L1-GP

PR4432 100KR2F-L1-GP

PR4433 100KR2F-L1-GP

PR4434 100KR2F-L1-GP

PR4435 100KR2F-L1-GP

PR4436 100KR2F-L1-GP

PR4437 100KR2F-L1-GP

PR4438 100KR2F-L1-GP

PR4439 100KR2F-L1-GP

PR4440 100KR2F-L1-GP

PR4441 100KR2F-L1-GP

PR4442 100KR2F-L1-GP

PR4443 100KR2F-L1-GP

PR4444 100KR2F-L1-GP

PR4445 100KR2F-L1-GP

PR4446 100KR2F-L1-GP

PR4447 100KR2F-L1-GP

PR4448 100KR2F-L1-GP

PR4449 100KR2F-L1-GP

PR4450 100KR2F-L1-GP

PR4451 100KR2F-L1-GP

PR4452 100KR2F-L1-GP

PR4453 100KR2F-L1-GP

PR4454 100KR2F-L1-GP

PR4455 100KR2F-L1-GP

PR4456 100KR2F-L1-GP

PR4457 100KR2F-L1-GP

PR4458 100KR2F-L1-GP

PR4459 100KR2F-L1-GP

PR4460 100KR2F-L1-GP

PR4461 100KR2F-L1-GP

PR4462 100KR2F-L1-GP

PR4463 100KR2F-L1-GP

PR4464 100KR2F-L1-GP

PR4465 100KR2F-L1-GP

PR4466 100KR2F-L1-GP

PR4467 100KR2F-L1-GP

PR4468 100KR2F-L1-GP

PR4469 100KR2F-L1-GP

PR4470 100KR2F-L1-GP

PR4471 100KR2F-L1-GP

PR4472 100KR2F-L1-GP

PR4473 100KR2F-L1-GP

PR4474 100KR2F-L1-GP

PR4475 100KR2F-L1-GP

PR4476 100KR2F-L1-GP

PR4477 100KR2F-L1-GP

PR4478 100KR2F-L1-GP

PR4479 100KR2F-L1-GP

PR4480 100KR2F-L1-GP

PR4481 100KR2F-L1-GP

PR4482 100KR2F-L1-GP

PR4483 100KR2F-L1-GP

PR4484 100KR2F-L1-GP

PR4485 100KR2F-L1-GP

PR4486 100KR2F-L1-GP

PR4487 100KR2F-L1-GP

PR4488 100KR2F-L1-GP

PR4489 100KR2F-L1-GP

PR4490 100KR2F-L1-GP

PR4491 100KR2F-L1-GP

PR4492 100KR2F-L1-GP

PR4493 100KR2F-L1-GP

PR4494 100KR2F-L1-GP

PR4495 100KR2F-L1-GP

PR4496 100KR2F-L1-GP

PR4497 100KR2F-L1-GP

PR4498 100KR2F-L1-GP

PR4499 100KR2F-L1-GP

PR4500 100KR2F-L1-GP

SMBus

24.43 BAT_SCL <<>> R4401 SRN4K7J-8-GP

24.43 BAT_SDA <<>> R4402 303MR2J-GP

24.43 BAT_SDA <<>> R4403 73KR2F-GP

24.43 BAT_SDA <<>> R4404 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4405 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4406 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4407 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4408 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4409 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4410 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4411 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4412 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4413 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4414 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4415 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4416 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4417 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4418 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4419 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4420 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4421 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4422 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4423 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4424 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4425 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4426 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4427 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4428 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4429 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4430 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4431 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4432 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4433 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4434 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4435 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4436 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4437 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4438 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4439 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4440 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4441 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4442 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4443 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4444 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4445 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4446 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4447 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4448 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4449 100KR2F-L1-GP

24.43 BAT_SDA <<>> R4450 100KR2F-L1-GP

IDCHG : Discharge detect current :
 = 8 or 16 x (Vsm - Vsrp)

IADP : AC adapter detect current :
 = 20 or 40 x (Vvac - Vacn) / 10mohm

PMON : Total system power


PROCHOT_CPU

PROCHOT_BAT

PROCHOT_BAT

Set	PM_SLP_A#	Adaptive Current	AC_Protect present	AC_Protect	Sense resistor	IADP GAIN	CM_VREF	Current to Voltage	PR4407	PR4401	CAL	Vompp	Vvacn	R1	R2
45W	AC+Battery	High	1	1028	2.143	20	40	1.2V	1.9392	60.4	100	1.213598	1.7136	41.2	100
45W	AC+Battery	High	2	1028	2.143	20	40	1.2V	1.9392	60.4	100	1.206865	1.9392	60.4	100
90W	AC+Battery	High	4	1028	4.8348	10	40	1.2V	1.9392	60.4	100	1.206865	1.9392	60.4	100
120W	AC+Battery	High	6	1028	6.4362	10	40	1.2V	2.57448	113	100	1.206876	2.57448	113	100
135W	AC+Battery	High	7	1028	7.242	10	40	1.2V	3.8963	180	100	1.207	2.8968	140	100


5V_S5




Vin Operating range : 5.5~24V
Vin_Max : 27V
Ilimit : 9A




EN rating 27V
EN Rising Threshold : 0.8V
EN Falling Threshold : 0.4V



IDC : 8A
OCP : 9A




3D3V_S5




Vin Operating range : 5.5~24V
Vin_Max : 27V
Ilimit : 10A


EN rating 24V
EN Rising Threshold : 0.8V
EN Falling Threshold : 0.4V



IDC : 6A
OCP : 10A



this net name need to 3.3V LDO




Count		Wistron Corporation	
		21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File		RT6226 5V/3D3V	
Size	Document Number	Rev	
Custom	Woody/Buzz_KBL	-2	
Date:	108589, July 25, 2017	Sheet	45 of 106

Main Func = CPU_CORE

OFFPAGE

BOM control					
Location	U22	U42		U42	
FR4604	4.42K	64.44215.6DL	4.42K	64.44215.6DL	
FR4605	9.53K	64.95315.6DL	26.1K	64.26125.6DL	
FR4606	18K	64.18025.55L	18K	64.18025.55L	
FR4615	665ohm	64.66505.6DL	665ohm	64.66505.6DL	
FR4616	220PF	78.22124.2FL	220PF	78.22124.2FL	
FR4620	4.32K	64.43215.6DL	4.32K	64.43215.6DL	
FR4621	9.1K	64.91015.6DL	5.62K	64.56215.6DL	
FR4622	8.66K	64.86615.6DL	8.66K	64.86615.6DL	
FR4624	27.4K	64.27425.6DL	27.4K	64.27425.6DL	
FR4635	42.2K	64.42225.6DL	42.2K	64.42225.6DL	
FR4640	28K	64.28025.6DL	31.6K	64.31625.6DL	
FR4650	28.7K	64.28725.6DL	28.7K	64.28725.6DL	
FR4655	8.45K	64.84515.6DL	8.45K	64.84515.6DL	
FR4659	47.5k	64.47525.6DL	52.3K	64.52325.6DL	
FR4668	76.8K	64.76825.6DL	76.8K	64.76825.6DL	
FR4671	178K	64.17835.6DL	178K	64.17835.6DL	

PSYS	PR4643	2	PWR_VCORE_PSYS
VCCSA_SENSE	PR4631	1	PWR_VCCSA_FB2
VSSA_SENSE	PR4610	1	PWR_VCCSA_RTN
VBSGT_SENSE	PR4601	1	PWR_VCGT_RTN
VCCGT_SENSE	PR4623	1	PWR_VCGT_VSEN
VCCCORE_SENSE	PR4627	1	PWR_VCORE_VSEN
VSCORE_EN	PR4611	1	PWR_VCORE_RTN
VCORE_EN	PR4616	2	PWR_VR_EN
VR_RDY	PR4612	2	PWR_BVPP_PWRGD
SVID_DATA_CPU	PR4608	2	VDSOUT_CPU_R
SVID_CLK_CPU	PR4607	2	VDSCK_CPU_R
SVID_ALERTs_CPU	PR4609	2	PWR_VCORE_ALERTs
PROCHOTs_CPU	PR4600	1	PWR_CPU_PROCHOTs





- 22.444 PROCHOTs_CPU <<<
- 7 SVID_ALERTs_CPU <<<
- 7 SVID_CLK_CPU >>>
- 7 SVID_DATA_CPU >>>
- 25.40 VR_RDY <<<
- 40 VCORE_EN >>>
- 7 VSCORE_SENSE >>>
- 7 VCCCORE_SENSE >>>
- 8 VCCGT_SENSE >>>
- 8 VBSGT_SENSE >>>
- 8 VSSA_SENSE >>>
- 8 VCCSA_SENSE >>>
- 44 PSYS >>>
- 50 PWR_VCCSA_ISUMP >>>
- 50 PWR_VCCSA_ISUMN >>>
- 48 PWR_VCCGT_ISUMP >>>
- 48 PWR_VCCGT_ISUMN >>>
- 47 PWR_VCORE_ISUMP_A >>>
- 47 PWR_VCORE_ISUMN_A >>>
- 47 PWR_VCORE_ISUMP_B >>>
- 47 PWR_VCORE_ISUMN_B >>>
- 50 PWR_VCCSA_PWM <<<
- 48 PWR_VCCGT_PWM <<<
- 47 PWR_VCORE_PWM_A <<<
- 46.47 PWR_VCORE_PWM_B <<<
- 46.47 PWR_VCORE_PWM_B <<<
- 47.45.50 PWR_VCORE_FCCM# <<<

074.03602.0073

Main Func = CPU_CORE

46 PWR_VCCGT_ISUMP <<<
 46 PWR_VCCGT_ISUMN <<<
 46 PWR_VCCGT_PWM >>>
 46,47,50 PWR_VCORE_FCCM# >>>



Location	U22	U42
PR4807	430ohm	64.43005.6DL
		324ohm
		64.32405.6DL

Count

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU VCCGT(3/3)**

Size: A3 Document Number: **Woody/Buzz KBL** Rev: **-2**

Date: Tuesday, July 25, 2017 Sheet 48 of 106



Blanking

Confidential for Acer CSD Use Only

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 49 of	106

Main Func = CPU_CORE




SKL_U42/U22/U23e
 Icc(max)=5.1A
 TDC=5A
 Confirm with EE
 22uF/0805 total 5pcs
 (78.22610.L2L)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: VCCSA		
Size: Custom	Document Number: Woody/Buzz KBL	Rev: -2
Date: Tuesday, July 25, 2017	Sheet: 50	of 106

Confidential for Acer CSD Use

20,24,40 PM_SLP_S4# >>>
 4 VTT_CNTL_CPU >>>



**V2D5_S5
 MAX=2A**

$Pd = (3.3 - 2.5) * 0.5 = 0.4W$

R1
 21.5K_1%
 0402

R2
 10KR2F-L1-GP

$V_{out} = 0.8 * (1 + R1/R2) = 2.52V$

**PR5108 = 510K
 Fs = 400-550KHz**

**MAG: 7 x 7 x 2.4 mm
 DCR: 11.2m-13.5mOhm
 Idc: 9 A, Isat: 16A**


$V_{out} = 0.75 * (1 + R1/R2) = 1.2$

TDC : 8A

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: G5388K&RT8068A_VDDQ/VTT		
Size	Document Number	Rev
Custom	Woody/Buzz_KBL	-2
Date:	1080607 July 25, 2017	Sheet 51 of 106

53 1D8V_S5_PWRGD

PR5108 = 510K
Fs = 400-550KHz



TDC : 3.5A

MAG: 7 x 7 x 2.4 mm
DCR: 11.2m-13.5mOhm
Idc : 9 A , Isat : 16A


$V_{out} = 0.75 * (1 + R1/R2) = 1.0V$

074.05388.0043


Count

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title G5388K 1D0V			
Size A3	Document Number Woody/Buzz KBL	Rev -2	
Date: Tuesday, July 25, 2017	Sheet 52	of 106	

0.24,40.60 PM_SLP_S3# >>
 52 1D8V_S5_PWRGD >>
 45.73 3V_5V_POK >>



TLV70215 for 1D5V_S0
 Enable=1.5V
 Disable=0.4V




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RT8068_1D8V	
Size Custom	Document Number Woody/Buzz KBL
Date: Tuesday, July 25, 2017	Sheet 53 of 106

Confidential for Acer CSD Use


Blanking

Count


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 54 of	106






Main Func = LCD




20.K0809.040
2nd = 20.K0678.040
3rd = 020.K0160.0040



Touch panel Power



Inverter Power



Count	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LCD CONN	
Title	Document Number
Size	Customer
Date:	Rev
Tuesday, July 25, 2017	Woody/Buzz_KBL -2
Sheet 55 of 106	

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Woody/Buzz_KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet	56	of 106

Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved			
Size A	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet	58 of	106

Confidential for Acer CSD Use






Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DVI(Reserved)			
Size	Document Number	Rev	
A4	Woody/Buzz_KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet	59 of 106

SSID = SATA SATA HDD Connector






- ⋈ HDD_SATA_RX_P 15
- ⋈ HDD_SATA_RX_N 15
- ⋈ HDD_SATA_TX_N 15
- ⋈ HDD_SATA_TX_P 15
- >>> HDD_UNLOAD 69
- <<< PM_SLP_S3# 20,24,40,53



Count		Wistron Corporation	
緯創資通		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD GSENSOR			
Size	Document Number	Rev	
Custom	Woody/Buzz KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet	60 of 106

SSID = Wireless Mini Card Connector(802.11a/b/g/n)

24,68	E51_TXD	>>>
24,89	BLUETOOTH_EN	>>>
24	WIFI_RF_EN	<<<
20,24,62,68,89,91	PLT_RST#	>>>
24	WLAN_PERST#	>>>
15,89	WLAN_PCIE_TX_P	>>>
15,89	WLAN_PCIE_TX_N	>>>
15,89	WLAN_PCIE_RX_P	>>>
15,89	WLAN_PCIE_RX_N	>>>
16,89	WLAN_CLK_CPU	>>>
16,89	WLAN_CLK_CPU#	>>>
24	WLAN_PCIE_WAKE#	<<<
20,24,62	PCIE_WAKE#	<<<
24	WLAN_PWR_EN#	>>>
89	PCIE_WAKE#R	<<<
16,89	WLAN_CLKREQ_CPU#	<<<
89	WLAN_RST#	<<<
89	WIFI_RF_EN_CON	<<<
16	SUS_CLK_CPU	>>>
15,89	BT_USB20_P	>>>
15,89	BT_USB20_N	>>>



Count		
緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Mini Card-WLAN		
Size Custom	Document Number	Rev
	Woody/Buzz_KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 61 of 106

SSID = mSATA

Mini Card Connector(mSATA)





Figure 12-1. PCI Express* Link Configurations Supported by the Guidelines in this Chapter

PCH-LP Details	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3
Flex I/O Lane #	5	6	7
PCIe* Lane #	1	2	3
Base-U	RP1	RP3	RP5
Premium-U	RP1	RP3	RP5
Premium-Y	RP1	RP3	RP5

062.10003.0991
2ND = 062.10003.00A1

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

- Notes:**
- Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
 - Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
 - Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
 - Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
 - Design Constraints, Required: Refer Chapter 3, "General Differential Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
 - Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices** or **PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration where the motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**




Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Count

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **mSATA**

Size Custom: Document Number **Woody/Buzz_KBL** Rev **-2**

Date: Tuesday, July 25, 2017 Sheet 62 of 106

Confidential for Acer CSD Use





Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz_KBL		-2
Date: Tuesday, July 25, 2017		Sheet 63	of 106

SSID = User.Interface

- 24.89 STDBY_LED >>>
- 24.89 POWER_LED >>>
- 24.89 CHARGE_LED >>>
- 24.89 DC_BATFULL >>>
- 24 Value+ <<<
- 24 Value- <<<
- 24 LID_CLOSE# <<<
- 24 LID_CLOSE2# <<<
- 15.89 USB3_USB20_N >>>
- 15.89 USB3_USB20_P >>>
- 15.89 CR_USB20_N >>>
- 15.89 CR_USB20_P >>>
- 43 BAT_RST <<<
- 24.89 KBC_PWRBTN# <<<
- 24.35 USB_PWR_EN# >>>
- 27.64.89 RING2 >>>
- 27.64.89 RING2 >>>
- 27.64.89 SELEEVE >>>
- 27.64.89 SELEEVE >>>
- 27.64.89 SELEEVE >>>
- 27.89 AUD_HP1_JACK_R2 <<<
- 27.89 AUD_HP1_JACK_L2 <<<
- 27.89 AUD_HP1_JD# <<<



Count		Title	
		LED Bard/Power Button	
Size	Document Number	Rev	
Custom	Woody/Buzz KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet	64 of 106

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date: Tuesday, July 25, 2017		Sheet 66	of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number







Woody/Buzz KBL

Rev

-2

Date: Tuesday, July 25, 2017

Sheet 67 of 106



Count


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Dubug connector**

Size Custom	Document Number	Rev
	Woody/Buzz_KBL	-2

Date: Tuesday, July 25, 2017 Sheet 68 of 106

18 SMB_CLK_CPU <<<<
 18 SMB_DATA_CPU <<<<
 22 GSR_HDD_INT1 <<<<
 60 HDD_UNLOAD <<<<



Confidential Only for Acer CSD Use

84.2N702.J31
 2ND = 084.27002.0L31
 3rd = 84.2N702.031

Count	
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD_G_Sensor	
Size	Document Number
Custom	Woody/Buzz_KBL
Date:	Rev
Tuesday, July 25, 2017	-2
Sheet 69 of 106	



Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

SSID = User.Interface

G Sensor

The default I²C address of the device is 0011000b (0x18). It is used if the SDO pin is pulled to 'GND'. The alternative address 0011001b (0x19) is selected by pulling the SDO pin to 'V_{DDIO}'.



Count

		<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--	--	--

G SENSOR		
Size	Document Number	Rev
Custom	Woody/Buzz KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 70 of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 71 of 106

Blanking

Confidential for Acer CSD Use

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

Woody/Buzz KBL


Rev
-2

Date: Tuesday, July 25, 2017

Sheet 72 of 106




**USB PD (Consumer: 20V 3.25A, Provider: 5V 2A)
To System**




Battery charger will turn off QA802 without any adapter in

-SB 20170322
Delete Q7406, Q7407



R7404	R7456	R7457	Q7417
45W ADT 33K	33K	10K	Mount
65W ADT 16K	Dummy	Dummy	Dummy



-2 20170522 FOR U7401 OCP SETTING

19V Power source type	Control Pin				PMOS Location	Status	Remark
	Net name	Status	Net name	Status			
Normal adapter Only	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	Q7401	OFF	Control by DC_IN_OK
			Q7402	OFF	Control by PD_VBUS_C_CTRL1		
			PU4401	ON			
			PU4402	OFF			
Type-C adapter Only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	Low	Q7401	ON	
			Q7402	ON			
			PU4401	OFF			
			PU4402	OFF			
Normal adapter + Type-C	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	Q7401	OFF	
			Q7402	OFF			
			PU4401	ON			
			PU4402	OFF			
Battery only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	High	Q7401	OFF	
			Q7402	OFF			
			PU4401	OFF			
			PU4402	ON	Battery 放電到DCBATOUT		

Count

緯創資通 Wistron Corporation
21F, Sec 1, Hsin Tai Wu Rd., Heichih, Taipei Hsin 221, Taiwan, R.O.C.

File: **TYPEC Control**

Size: Document Number: **Woody/Buzz_KBL** Rev: **-2**

Date: 1080607, July 25, 2017 Sheet: 74 of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number Woody/Buzz KBL	Rev -2
------------	--	------------------

Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_PEG(Reserved)			
Size	Project Name		Rev
	Woody/Buzz_KBL		-2
Date: Tuesday, July 25, 2017		Sheet 76	of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_DIGITALOUT(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017	Sheet	77 of 106

Blanking

Confidential For Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Project Name	Rev	
	Woody/Buzz_KBL	-2	
Date: Tuesday, July 25, 2017		Sheet	78 of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_GPIO/STRAP(Reserved)			
Size	Project Name	Rev	
	Woody/Buzz_KBL	-2	
Date: Tuesday, July 25, 2017		Sheet	79 of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_POWER/GND(Reserved)			
Size	Project Name	Rev	
	Woody/Buzz_KBL	-2	
Date: Tuesday, July 25, 2017		Sheet	80 of 106

Blanking

Confidential For Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A4	Woody/Buzz_KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet 81 of	106

Confidential For Acer CSD Use

Blanking

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM3,4(Reserved)					
Size	Document Number				Rev
A4	Woody/Buzz_KBL				-2
Date:	Tuesday, July 25, 2017			Sheet	82 of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GPU-VRAM5,6(Reserved)			
Size A4	Document Number Woody/Buzz_KBL	Rev -2	
Date: Tuesday, July 25, 2017	Sheet 83	of	106

Blanking

Confidential For Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8(Reserved)			
Size	Document Number	Rev	
A4	Woody/Buzz_KBL	-2	
Date: Tuesday, July 25, 2017		Sheet 84	of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
VGA_CORE(Reserved)					
Size	Document Number			Rev	
A4	Woody/Buzz_KBL				
Date:	Tuesday, July 25, 2017		Sheet	85	of 106

Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DIS VGA POWER(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date: Tuesday, July 25, 2017		Sheet 86	of 106

Confidential for Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GFX_LCD(1/2)(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 87 of	106

Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GFX_LCD(2/2)(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet	88 of 106






Blanking

Confidential for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NFC(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date: Tuesday, July 25, 2017		Sheet 90 of	106

- 18,24,68 LPC_AD_CPU_P0 <<<>
- 18,24,68 LPC_AD_CPU_P1 <<<>
- 18,24,68 LPC_AD_CPU_P2 <<<>
- 18,24,68 LPC_AD_CPU_P3 <<<>
- 18 LPC_CLK_TPM <<<>
- 18,24,68 LPC_FRAME#_CPU <<<>
- 20,24,61,62,68,89 PLT_RST# <<>
- 18,24,68 INT_SERIRQ <<>
- 18,24 PM_CLKRUN#_EC <<>
- 18 SUS_STAT >>>



071.00650.0N03


P/N: 071.00650.0N03

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM			
Size	Document Number	Rev	
A4	Woody/Buzz_KBL	-2	
Date:	Tuesday, July 25, 2017	Sheet	91 of 106




15 FP_USB20_N <<>> _____
 15 FP_USB20_P <<>> _____

89 FP_USB20_CON_N <<>> _____
 89 FP_USB20_CON_P <<>> _____



FP_3D3V_S0

20170329 change



Confidential for Acer CSD
Only

Count	
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Finger Print	
Size	Document Number
Custom	Woody/Buzz KBL
Date:	Tuesday, July 25, 2017
Sheet	92 of 106
Rev	-2

Blanking

Confidential
Only for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Express_Card(Reserved)			
Size	Document Number		Rev
A	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet	93 of 106

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Smart Card socket(Reserved)					
Size	Document Number			Rev	
A	Woody/Buzz_KBL			-2	
Date: Tuesday, July 25, 2017		Sheet 94		of 106	

Blanking

Confidential
Only for Acer CSD Use

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GFX eDP(Reserved)			
Size	Document Number		Rev
A	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet	95 of 106

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Bottom Docking(Reserved)					
Size		Document Number		Rev	
A		Woody/Buzz KBL		-2	
Date:		Tuesday, July 25, 2017		Sheet 96 of 106	

Blanking

Confidential for Acer CSD Use Only

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Inter LAN WG1217LM(Reservrd)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 97	of 106

Blanking

Confidential For Acer CSD Use Only

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPU_CFG STRAP(Reserved)					
Size		Document Number		Rev	
A		Woody/Buzz_KBL		-2	
Date: Tuesday, July 25, 2017			Sheet 98	of 106	

Confidential For Acer CSD Use

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU_XDP(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017		Sheet 99 of 106


Blanking

Confidential for Acer CSD Use

Count

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
table of content					
Size		Document Number		Rev	
A4		Woody/Buzz KBL		-2	
Date: Tuesday, July 25, 2017			Sheet 100 of 106		

Figure 41-5. KBL R U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform] (Sheet 1 of 2)




ASD Use

Count


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Change History		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 101	of 106

Intel-Power Up Sequence



(AC mode)





(AC mode) (DC mode)




Confidential for AECSD Use







PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram



Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM

