

**Neptune\_KLS**

# **Schematics Document**

Confidential for acer csd use only

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A

Document Number

**Neptune\_KLS**


Rev

**-1m**


Date: Wednesday, May 17, 2017

Sheet 1 of 105

**Project code : 4PD0B1010001**  
**PCB P/N : 16834**  
**Revision : 1m**



## DDI2

[illegible]


12 M\_A\_DQ00  
12 M\_A\_DQ01  
12 M\_A\_DQ02  
12 M\_A\_DQ03  
12 M\_A\_DQ04  
12 M\_A\_DQ05  
12 M\_A\_DQ06  
12 M\_A\_DQ07  
12 M\_A\_DQ08  
12 M\_A\_DQ09  
12 M\_A\_DQ10  
12 M\_A\_DQ11  
12 M\_A\_DQ12  
12 M\_A\_DQ13  
12 M\_A\_DQ14  
12 M\_A\_DQ15  
12 M\_A\_DQ16  
12 M\_A\_DQ17  
12 M\_A\_DQ18  
12 M\_A\_DQ19  
12 M\_A\_DQ20  
12 M\_A\_DQ21  
12 M\_A\_DQ22  
12 M\_A\_DQ23  
12 M\_A\_DQ24  
12 M\_A\_DQ25  
12 M\_A\_DQ26  
12 M\_A\_DQ27  
12 M\_A\_DQ28  
12 M\_A\_DQ29  
12 M\_A\_DQ30  
12 M\_A\_DQ31  
12 M\_A\_DQ32  
12 M\_A\_DQ33  
12 M\_A\_DQ34  
12 M\_A\_DQ35  
12 M\_A\_DQ36  
12 M\_A\_DQ37  
12 M\_A\_DQ38  
12 M\_A\_DQ39  
12 M\_A\_DQ40  
12 M\_A\_DQ41  
12 M\_A\_DQ42  
12 M\_A\_DQ43  
12 M\_A\_DQ44  
12 M\_A\_DQ45  
12 M\_A\_DQ46  
12 M\_A\_DQ47  
12 M\_A\_DQ48  
12 M\_A\_DQ49  
12 M\_A\_DQ50  
12 M\_A\_DQ51  
12 M\_A\_DQ52  
12 M\_A\_DQ53  
12 M\_A\_DQ54  
12 M\_A\_DQ55  
12 M\_A\_DQ56  
12 M\_A\_DQ57  
12 M\_A\_DQ58  
12 M\_A\_DQ59  
12 M\_A\_DQ60  
12 M\_A\_DQ61  
12 M\_A\_DQ62  
12 M\_A\_DQ63

12 M\_A\_CLK0  
12 M\_A\_CLK#0  
12 M\_A\_CLK1  
12 M\_A\_CLK#1  
12 M\_A\_CLK2  
12 M\_A\_CLK#2  
12 M\_A\_CLK3  
12 M\_A\_CLK#3  
12 M\_A\_CS#0  
12 M\_A\_CS#1  
12 M\_A\_ODT0  
12 M\_A\_ODT1  
12 M\_A\_BA0  
12 M\_A\_BA1  
12 M\_A\_BG0  
12 M\_A\_A16  
12 M\_A\_A14  
12 M\_A\_A15  
12 M\_A\_A0  
12 M\_A\_A1  
12 M\_A\_A2  
12 M\_A\_A3  
12 M\_A\_A4  
12 M\_A\_A5  
12 M\_A\_A6  
12 M\_A\_A7  
12 M\_A\_A8  
12 M\_A\_A9  
12 M\_A\_A10  
12 M\_A\_A11  
12 M\_A\_A12  
12 M\_A\_A13  
12 M\_A\_BG1  
12 M\_A\_ACT\_N  
12 M\_A\_PARITY  
12 M\_A\_ALERT\_N  
12 M\_A\_DQS\_DN0  
12 M\_A\_DQS\_DN1  
12 M\_A\_DQS\_DN2  
12 M\_A\_DQS\_DN3  
12 M\_A\_DQS\_DP4  
12 M\_A\_DQS\_DP5  
12 M\_A\_DQS\_DP6  
12 M\_A\_DQS\_DP7  
12 M\_A\_DQS\_DP0  
12 M\_A\_DQS\_DP1  
12 M\_A\_DQS\_DP2  
12 M\_A\_DQS\_DP3  
12 M\_A\_DQS\_DN4  
12 M\_A\_DQS\_DN5  
12 M\_A\_DQS\_DN6  
12 M\_A\_DQS\_DN7



SSID = CPU

13 M_B_DQ00	13 M_B_CLK0
13 M_B_DQ01	13 M_B_CLK00
13 M_B_DQ02	13 M_B_CLK1
13 M_B_DQ03	13 M_B_CLK#1
13 M_B_DQ04	
13 M_B_DQ05	
13 M_B_DQ06	13 M_B_CKE0
13 M_B_DQ07	13 M_B_CKE1
13 M_B_DQ08	
13 M_B_DQ09	13 M_B_CS00
13 M_B_DQ10	13 M_B_CS#1
13 M_B_DQ11	
13 M_B_DQ12	13 M_B_ODT0
13 M_B_DQ13	13 M_B_ODT1
13 M_B_DQ14	
13 M_B_DQ15	13 M_B_A16
13 M_B_DQ16	13 M_B_A14
13 M_B_DQ17	13 M_B_A15
13 M_B_DQ18	
13 M_B_DQ19	13 M_B_BA0
13 M_B_DQ20	13 M_B_BA1
13 M_B_DQ21	13 M_B_BG0
13 M_B_DQ22	
13 M_B_DQ23	13 M_B_A0
13 M_B_DQ24	13 M_B_A1
13 M_B_DQ25	13 M_B_A2
13 M_B_DQ26	13 M_B_A3
13 M_B_DQ27	13 M_B_A4
13 M_B_DQ28	13 M_B_A5
13 M_B_DQ29	13 M_B_A6
13 M_B_DQ30	13 M_B_A7
13 M_B_DQ31	13 M_B_A8
13 M_B_DQ32	13 M_B_A9
13 M_B_DQ33	13 M_B_A10
13 M_B_DQ34	13 M_B_A11
13 M_B_DQ35	13 M_B_A12
13 M_B_DQ36	13 M_B_A13
13 M_B_DQ37	13 M_B_BG1
13 M_B_DQ38	13 M_B_ACT_N
13 M_B_DQ39	
13 M_B_DQ40	
13 M_B_DQ41	13 M_B_PARITY
13 M_B_DQ42	13 M_B_ALERT_N
13 M_B_DQ43	
13 M_B_DQ44	13 M_B_DQS_DN0
13 M_B_DQ45	13 M_B_DQS_DN1
13 M_B_DQ46	13 M_B_DQS_DN2
13 M_B_DQ47	13 M_B_DQS_DN3
13 M_B_DQ48	13 M_B_DQS_DN4
13 M_B_DQ49	13 M_B_DQS_DN5
13 M_B_DQ50	13 M_B_DQS_DN6
13 M_B_DQ51	13 M_B_DQS_DN7
13 M_B_DQ52	
13 M_B_DQ53	13 M_B_DQS_DP0
13 M_B_DQ54	13 M_B_DQS_DP1
13 M_B_DQ55	13 M_B_DQS_DP2
13 M_B_DQ56	13 M_B_DQS_DP3
13 M_B_DQ57	13 M_B_DQS_DP4
13 M_B_DQ58	13 M_B_DQS_DP5
13 M_B_DQ59	13 M_B_DQS_DP6
13 M_B_DQ60	13 M_B_DQS_DP7
13 M_B_DQ61	
13 M_B_DQ62	12 V_SM_VREF_CNTA
13 M_B_DQ63	13 V_SM_VREF_CNTB



## AROUND\_CPU




Figure 43-1. KBL H Flow Diagram for SYS\_PWBOK/PCH\_PWBOK Generation















Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> <li><b>CFG[0]:</b> Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> <li>1 = (Default) Normal Operation; No stall.</li> <li>0 = Stall.</li> </ul> </li> <li><b>CFG[1]:</b> Reserved configuration lane.</li> <li><b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> <li>1 = Normal operation</li> <li>0 = Lane numbers reversed.</li> </ul> </li> <li><b>CFG[3]:</b> Reserved configuration lane.</li> <li><b>CFG[4]:</b> eDP enable: <ul style="list-style-type: none"> <li>1 = Disabled.</li> <li>0 = Enable.</li> </ul> </li> <li><b>CFG[6:5]:</b> PCI Express* Bifurcation <ul style="list-style-type: none"> <li>00 = 1 x8, 2 x4 PCI Express*</li> <li>01 = reserved</li> <li>10 = 2 x8 PCI Express*</li> <li>11 = 1 x16 PCI Express*</li> </ul> </li> <li><b>CFG[7]:</b> PEG Training: <ul style="list-style-type: none"> <li>1 = (default) PEG Train immediately following RESET# de assertion</li> <li>0 = PEG Wait for BIOS for training.</li> </ul> </li> <li><b>CFG[19:8]:</b> Reserved configuration lanes.</li> </ul>	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.


PEG Static Lane Reversal
CFG2
1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed



eDP Enable
CFG4
1: Disable
0: Enable



PCIe Port Bifurcation Straps
CFG[6:5]
11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



## Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	Vcc <sub>IO</sub>	16-60 Ω
PREQ#	Pull Up	Vcc <sub>ST</sub>	3 kΩ
PROC_TDI	Pull Up	Vcc <sub>STG</sub> <sup>1</sup>	3 kΩ
PROC_TMS	Pull Up	Vcc <sub>SGT</sub> <sup>1</sup>	3 kΩ
PROC_TRST#	Pull Down	-	3 kΩ
CFG[19:0]	Pull Up	Vcc <sub>IO</sub>	3 kΩ

**Notes:**  
1. For S-Processor line, it should be Vcc<sub>ST</sub>

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.	
File	CPU_CFG_CFG_STRAP
Size	Document Number
Date	Version
Rev	1m

46 VCCORE\_SENSE  
46 VSSCORE\_SENSE



<Core Design>



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU\_POWER1 (ASIC Power Bolck)

Size Custom Document Number Neptune\_KLS Rev -1m

Date: Wednesday, May 11, 2017 Sheet 7 of 105

23 PCH\_2\_CPU\_TRIGGER >>>=  
23 CPU\_2\_PCH\_TRIGGER <<<=  
46 VCCSA\_SENSE <<<=  
46 VSSSA\_SENSE <<<=
















Table 49-3. Decoupling Requirements for KBL H Processor

Domain	Board Edge cap	Package cap	Notes
Vcc	4x 47uF 0805	8x 22uF 0603 8x 22uF 0603 28x 10uF 0402 63x 1uF 0201	
VccGT	6x 47uF 0805	8x 22uF 0603 35x 10uF 0402 68x 1uF 0201	
VccGTx	8x 22uF 0603	4x 10uF 0402 12x 1uF 0201	Only needed when supporting 44e Only needed when supporting 44e
VccGA	1x 47uF 0805	1x 47uF 0805 7x 10uF 0402 3x 1uF 0201	
VDDQ		4x 22uF 0603 10x 10uF 0402	
VDDQC		1x 10uF 0402	
VccIO		3x 10uF 0402	
VccST		1x 1uF 0201	Do not route VccST closest adjacent layer over any power net other than ground.
VccSTG		1x 1uF 0201	Share supply with 1.0V PCH rail
VccPLL		1x 1uF 0201	Do not route VccPLL, VccSTG closest adjacent layer over any power net other than ground.
VccPLL_OC		2x 1uF 0201	Share with VDDQ. Do not route VccPLL_OC closest adjacent layer over any power net other than ground.
VccOPC		10x 10uF 0402	Only needed when supporting 44e VR: +/-5% or +/-50mV
VccQPRIO		3x 10uF 0402	Only needed when supporting 44e VR: +/-5% or +/-50mV

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>010 CPU (Power CAP1)</b>	
Title Size A3	Document Number <b>Neptune_KLS</b>
Date: Wednesday, May 17, 2017	Rev <b>-1m</b>
Sheet 10 of 105	

1V\_VCCGT

20160917

DY

Neptune 0517

20161128

1V\_VCCSA

Neptune 0517

20160917

DY

DY

DY

&lt;Core Design&gt;

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size  
A4

Document Number

Neptune\_KLS


Rev


-1m


Date: Wednesday, May 17, 2017

Sheet 11 of

105







		GPU_TYPE2	
		0	1
GPU_TYPE1	0	960	970
	1	Reserve	Reserve

Title			
<b>PCH GPP1</b>			
Size	Document Number	Rev	
A3	<b>Neptune KLS</b>	<b>-1m</b>	
Date:	Wednesday, May 17, 2017	Sheet	14 of 105



**SSID = PCH**

```
71 TBT_PCIE_WAKE#_PCH >>>_____
```

14,24 EC\_SCI# &lt;&lt;&lt; \_\_\_\_\_

## MSATA

63 SLOT1X4\_PCIE\_TX\_P2 <<< \_\_\_\_\_  
63 SLOT1X4\_PCIE\_TX\_N2 <<< \_\_\_\_\_  
63 SLOT1X4\_PCIE\_RX\_P2 <<< \_\_\_\_\_  
63 SLOT1X4\_PCIE\_RX\_N2 <<< \_\_\_\_\_

## MSATA

63 SLOT1X4\_PCIE\_TX\_P3 << <

63 SLOT1X4\_PCIE\_TX\_N3 << <

63 SLOT1X4\_PCIE\_RX\_P3 >> >

63 SLOT1X4\_PCIE\_RX\_N3 >> >

## MSATA

```
63 SLOT1X4_PCIE_RX_N0 >> >> _____
63 SLOT1X4_PCIE_RX_P0 >> >> _____
63 SLOT1X4_PCIE_TX_N0 >> >> _____
63 SLOT1X4_PCIE_TX_P0 >> >> _____
```

```
63 SLOT1X4_PCIE_RX_N1 >> >> _____
63 SLOT1X4_PCIE_RX_P1 >> >> _____
63 SLOT1X4_PCIE_TX_N1 >> >> _____
63 SLOT1X4_PCIE_TX_P1 >> >> _____
```

63 SATAGP0 <<<\_\_\_\_\_

## HDD 1

```

60 HDD1_SATA_RX_N >>> _____
60 HDD1_SATA_RX_P >>> _____
60 HDD1_SATA_TX_N >>> _____
60 HDD1_SATA_TX_P >>> _____

```

**eDP**

```

55 eDP_BLCTRL_CPU  <<< _____
24 eDP_BLEN_CPU    <<<<< _____
55 eDP_VDDEN_CPU   <<<<< _____

```

```


6 PCH_PECI      >>> _____
6 H_PM_SYNC     >>> _____
6 PLTRST#       >>> _____
6 H_PM_DOWN     >>> _____

```

6 H\_THERMTRIP# &gt;&gt;&gt;\_\_\_\_\_

14,24 EC\_SMI# &lt;&lt;&lt;\_\_\_\_\_

14 SATA LED# &gt;&gt;&gt;\_\_\_\_\_















## AROUND PCH

**<Core Design>**




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH_PCIE_SATA		
Size A3	Document Number	Rev
	Neptune KLS	-1m
Date:	Wednesday, May 17, 2017	Sheet 16 of 105

The diagram shows a timing relationship between four signals: HDA\_BITCLK\_CODEC (red), AUD\_AZACPU\_SCLK (red), HDA\_BITCLK\_CPU (red), and AUD\_AZAPCH\_SCLK (red). The signals are connected to pins 1, 2, 3, and 4 of the RN1708 SRN33J-5-GP-U component. A ground symbol (GP) is shown at the bottom.



**SSID = PCH**



&lt;Core Design&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				<b>PCH USB3 CLOCK</b>			
Size	Document Number			Rev			
Custom	<b>Neptune_KLS</b>			<b>-1</b>			
Date	Wednesday, May 17, 2017			Sheet	18	of	105


```
18,71 TBT_CLK_CPU# <<< _____
18,71 TBT_CLK_CPU <<< _____
```






SSID = PCH


DcpDSW  
1x 1uF




VccRTC  
1x1 uF 1x0.1 uF




VccRTCPRIM  
1x1 uF 1x0.1 uF




DcpRTC  
1x 0.1uF




VccMPHYPLL / VccPCIE3PLL  
1x1 uF




VccATS  
1x1 uF




VccMPHY / VccPRIM / VccAPLLEBB  
1x1 uF 1x22 uF



VccDSW  
1x 1uF



VccPGPPBCH / VccPGPPEF / VccPGPPG  
/ VccPRIM  
4x 0.1 uF







Decoupling and Power Connection Requirements for SKL S/H PCH (DT / AIO)  
(Sheet 1 of 2)








Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (R/jumper / E/edge)	Place capacitor(s) near ball(s)
V1.0A	VccMPHY VccPRIM VccAPLLEBB	U21, U23, U25, U26, V26, AC17, V28	1 uF 22 uF	0402 0805	1	E (<3 mm)	U21
	VccMPHYPLL VccPCIE3PLL	A43, B43, C44, C45	1 uF	0402	1	E (<5 mm)	A43
	VccCLK5	K2, K3	1 uF	0402	1	E (<5 mm)	K2 (Note 1)
	VccCLK (1,2,3,4,6)	N17, R19, U20, V17, R17	-	-	-	-	-
	VccUSB2PLL VccHDAPLL	AJ5, AL5, AN19	-	-	-	-	-
	VccPRIM	AL22	-	-	-	-	-
	VccPRIM	AD15	-	-	-	-	-
	VccPRIM	AJ20, AJ21, AJ23, AJ25	-	-	-	-	-
	VccPRIM	AA23, AA36, AA38, AC13, AC26, AC28, AE23, AE26, Y23, Y25	-	-	-	-	-
	VccPRIM	-	-	-	-	-	-
V1.0DS W	DcpDSW	BA29	1 uF	0402	1	E (<5 mm)	BA29
V1.8A/ V3.3A	VccPGPPBCH	BC42, BD40	0.1 uF	0402	1	E (<3 mm)	BC42 (Note 1)
	VccPGPPEF	AJ41, AL41	0.1 uF	0402	1	E (<3 mm)	AJ41 (Note 1)
	VccPGPPG	AD41	0.1 uF	0402	1	E (<3 mm)	AD41 (Note 1)
	VccPRIM	AN5	0.1 uF	0402	1	E (<3 mm)	AN5 (Note 1)
	VccPGPPA	BA31	-	-	-	-	-
	VccSPT	BE41, BE42, BE43	-	-	-	-	-
V1.8A/ V1.8S/ V3.3S	VccATS	AD13	1 uF	0402	1	E (<5 mm)	AD13
	VccHDA	BA15	-	-	-	-	-
V3.3A	VccRTCPRIM	BA20	1 uF 0.1 uF	0402 0402	1 1	E (<5 mm) E (<3 mm)	BA20
	VccPRIM	BD3, BE3, BE4	-	-	-	-	-
V3.3RTC	VccRTC	BA22	1 uF 0.1 uF	0402 0402	1 1	E (<5 mm) E (<3 mm)	BA22
	VccDSW	W15	1 uF	0401	1	E (<3 mm)	W15 (Note 1)
V3.3DS W	VccDSW	BA24	-	-	-	-	-
PCH Internal VRM	DcpRTC	BA26	0.1 uF	0402	1	E (<5 mm)	BA26

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

Title		PCH_POWER_CAP1	
Size A4	Document Number	Rev	
Neptune_KLS		-1m	
Date: Wednesday, May 17, 2017		Sheet 21 of 105	

Description	Display Port B Detected	Display Port C Detected	Display Port D Detected	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	ESPI FLASH SHARING MODE
GPIO	GPP_I6	GPP_I8	GPP_I10	GPP_B18	GPP_B22	HDA_SDO	GPP_H12
Schematic							
High	Detected	Detected	Detected	Enable	LPC	Disable	1: SLAVE ATTACHED FLASH SHARING ESPI FLASH SHARING MODE
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	0: MASTER ATTACHED FLASH SHARING
	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down

Description	Top Swap Override	eSPI or LPC	TLS Confidentiality	Reserved	Reserved	Reserved	Reserved	Reserved
GPIO	GPP_B14	GPP_C5	GPP_C2	SPI0_IO3	SPI0_IO2	SPI0_MOSI	SPI0_MISO	GPP_B23 / PCHHOT#
Schematic								
High	Enable	eSPI	Enable					
Low	Disable	LPC	Disable					
	internal pull-down	internal pull-down	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-up	internal pull-down



#### [H,S,U,Y] Pull-up Resistors on SPI\_IO2 and SPI\_IO3 Requirement Update

The current Skylake Platform Design Guide (PDG) states that a 1 K pull-up resistor is required on the PCH SPI\_IO2 and SPI\_IO3 signals.

This 1K pull up resistor is no longer needed on Skylake platform and can be removed from the motherboard. The new guidelines will be updated in a future release of the Skylake PDG.

SSID = PCH

6.99 XDP\_PREQ# >>> \_\_\_\_\_  
6.99 XDP\_PRDY# >>> \_\_\_\_\_  
6.99 PROC\_TRST# >>> \_\_\_\_\_  
8 PCH\_2\_CPU\_TRIGGER >>> \_\_\_\_\_  
8 CPU\_2\_PCH\_TRIGGER >>> \_\_\_\_\_



<Core Design>



緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH_RSVD_VSS
Size	Document Number	Rev	
B	Neptune_KLS	-1m	
Date:	Wednesday, May 17, 2017	Sheet	23 of 105



**SPI FLASH ROM (8M byte) for PCH**




**SPI FLASH ROM (8M byte) for PCH**

**SPI ROM Equal length need to less than 500mil**  
SPI FLASH ROM (8M byte)

```
1st= 072.25647.000D (MXIC MX25L6473FM2I-08G)
2nd= 72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
3th= 072.25Q64.0F01 (MICRON N25Q064A13ESED0F)
```


14,24 SPI\_CS\_CPU\_N0 >>>  
14,24 SPI\_SO\_ROM >>>  
14,22 SPI\_IO2\_ROM >>>  
14,22 SPI\_IO3\_ROM >>>  
14,24 SPI\_CLK\_ROM >>>  
14,24 SPI\_SI\_ROM >>>

**Main Func = RTC**



## RTC BATTERY

```
1st= 23.20068.001
2nd= 023.20004.0011
```



**Notes:**

1. Reference designators are arbitrarily assigned.
2. **VCCDSW\_3p3** is active whenever the system is plugged-in.
3. **Vbatt** is powered by the battery.
4. **VccRTC**, **RT0X1**, and **RT0X2** are Intel PCH pins.
5. **VccRTC** powers PCH RTC well.
6. **RT0X1** is the input to Intel internal oscillator. **RT0X1** can be driven by external clock generator to desired frequency.
7. **RT0X2** is the feedback for the external crystal. When single ended external clock generator is used, this pin should be grounded.

<Core Design>

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>Flash(KBC+PCH)/RTC</b>
-------	---------------------------


Size A3	Document Number <b>Neptune KLS</b>	Rev <b>-1m</b>
Date: Wednesday, May 17, 2017	Sheet 25 of 105	

SSID = Thermal

\*Layout\* 15 mil



\*Layout\* 15 mil



ADB (Active Dusting Blower) function

ADTP TESTPOINT

FAN\_TACH1\_C 89  
FAN\_TACH2\_C 89



20160810

24 FAN\_TACH1 <<<<  
24 FAN\_TACH2 <<<<


24.89 FAN1\_PWM >>>>  
24.89 FAN2\_PWM >>>>

24 VD\_IN1 <<<<  
24 VD\_IN2 <<<<


24 FAN1\_ADB >>>>  
24 FAN2\_ADB >>>>

24 VD\_OUT1 >>>>

24.40 PURE\_HW\_SHUTDOWN# <<<<  
40.46 IMVP\_PWRGD <<<<




FOR CPU T8





FOR SYSTEM

T8 = 85 degree

EMI Reserved



THERM\_SYS\_SHDN#\_R  
IMVP\_PWRGD\_G



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

<Core Design>


緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taippei Hsien 221, Taiwan, R.O.C.

File	Thermal T8 and FAN	Rev	-1m
Size	Document Number	Sheet	26 of 105
Custom	Neptune KLS	Date	Wednesday, May 17, 2017



27 AMP\_PWR# >>>  
 24,27 AMP\_MUTE# >>>  
 17,27 HDA\_RST#\_CODEC >>>  
 29 AMP\_SPK1\_R- >>>  
 29 AMP\_SPK1\_R+ >>>  
 29 AMP\_SPK1\_L- >>>  
 29 AMP\_SPK1\_L+ >>>  
 27 AUD\_LINE\_R >>>  
 27 AUD\_LINE\_L >>>



Reserve for input attenuation to have optimized output power 2Watt



Output Gain Table

R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB

<Core Design>

SSID = AUDIO

Speaker



AFTP TESTPOINT

- 89 AMP\_SPK1\_R\_L- >>> —
- 89 AMP\_SPK1\_R\_L+ >>> —
- 89 AUD\_SPK1\_R\_L- >>> —
- 89 AUD\_SPK1\_R\_L+ >>> —
- 89 AMP\_SPK1\_R\_R- >>> —
- 89 AMP\_SPK1\_R\_R+ >>> —
- 89 AUD\_SPK1\_R\_R- >>> —
- 89 AUD\_SPK1\_R\_R+ >>> —

<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Speaker/ALC255			
Size	Document Number		Rev
A4	Neptune_KLS		-1m
Date:	Wednesday, May 17, 2017	Sheet	29 of 105

confidential for acer csd use only







<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Neptune_KLS		Rev -1m
Date: Wednesday, May 17, 2017		Sheet 30 of	105

Confidential for Acer Csd Use only



SSID = LAN



<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RJ45+Transformer		
Size	Document Number	Rev
B	Neptune_KLS	-1m
Date:	Wednesday, May 17, 2017	Sheet 32 of 105


confidential for acer csd use only









<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 33	of 105



confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>CPU CFG CFG STRAP</b>		
Size A	Document Number <b>Neptune_KLS</b>	Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 34 of 105



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



24 USB\_CHARGER\_EN >>>  
24 USB\_CHAR\_SEL >>>

24 USB\_CHAR\_CT2 >>>

To Connector  
35 USB1\_CHAR\_N <<<  
35 USB1\_CHAR\_P <<<

To PCH  
15 USB1\_USB20\_N <<<  
15 USB1\_USB20\_P <<<




Table 2. Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Status Output	Notice
0	0	0	0	Discharge	NA	OFF	OLTO held low
0	0	0	1	Discharge	NA	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	0	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active
0	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	
0	1	1	0	DCP_Auto	ILIM_LO	OFF	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device forced to stay in DCP BC1.2
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	Charging mode
1	0	1	0	DCP/Divider1	ILIM_LO	OFF	Device forced to stay in DCP divider1
1	0	1	1	DCP/Divider1	ILIM_HI	OFF	Charging mode
1	1	0	0	SDP1	ILIM_LO	OFF	
1	1	0	1	SDP1	ILIM_HI	OFF	Data lines connected
1	1	1	0	SDP2	ILIM_LO	OFF	
1	1	1	1	CDP	ILIM_HI	CDP	Data lines disconnected Load Detect function active

confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Neptune_KLS		-1m
Date: Wednesday, May 17, 2017		Sheet 37 of	105





confidential for acer csd use only





<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Neptune_KLS		-1m
Date: Wednesday, May 17, 2017		Sheet 39 of	105

## Power Sequence



## ANNIE Run Power



confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 2, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserved)DS3</b>			
Size A	Document Number <b>Neptune KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 41	of 105

confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 2, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>(Reserved)</b>		
Size A	Document Number	Rev
	<b>Neptune KLS</b>	<b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 42 of 105


24.44 BAT\_IN#  
24.44 BAT\_SCL  
24.44 BAT\_SDA

#### AFTP TESTPOINT



89 BI  
89 BAT\_IN#\_1  
89 BAT\_SCL\_1  
89 BAT\_SDA\_1

24\_AD\_OFF >>>


#### EMI Reserved



#### Battery Reset




#### Battery Insert



#### ANNIE solution










Adaptor in to generate DCBATOUT




File		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Size		Custom	
Date		Wednesday, May 17, 2017	
Document Number		DC IN / BATT Conn	
Rev		-1m	
Sheet		43 of 105	


SSID = Charger

Adaptor	Protect	Sense	Resistor	Ratio	Amplifier	IADP	R1	R2
Watt	Current	Percent	Current					
135.00 W	6.92 A	110%	7.59 A	10 mOhm	20	1.52 V	24.9 K	100 K
180.00 W	9.23 A	110%	10.12 A	10 mOhm	20	2.02 V	68.1 K	100 K











&lt;Core Design&gt;





confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 49 of	105

46 FCCM\_C  
46 PWM\_C  
46 PWR\_I4\_SEN1\_P  
46 PWR\_I4\_SEN1\_N

Confidential for deeper use only



Cyntec. 6.6mmx7.3mm x3.0mm  
DCR: 2.5~3m Ohm  
Idc : 23A , Isat : 34A


COIL-D47UH-6-GP  
68.R4710.20F  
2nd = 68.R4710.10V



17.45\_3V\_SV\_POK

confidential for acer use only




Freq. setting  
750K -> 350K Hz



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

OCP setting  
78.7K -> OCP 14A

VID  
Logic-High = 0.75V  
Logic-Low = 0.3V









Vout vs Vref Table  
VID Logic-High => Vref = 0.75V  
VID Logic-Low => Vref = 0.3V  
note: Vref can only be changed from  
0.675v to 0.75v after reset



$$V_{out} = V_{ref} * (1 + R1/R2)$$

$$= 0.675 * (1 + 9.76K / 20K)$$




$$= 1.004V$$



# 1D5V\_S0



20141028 Jack



Confidential for acer csd use only

-Core Design-			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		RT9025_1D5V	
Size	Document Number	Rev	
Custom	Neptune KLS	-1m	
Date:	Wednesday, May 17, 2017	Sheet 53 of	105

confidential for acer csd use only


<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A	Document Number		Rev
	Neptune_KLS		-1m
Date: Wednesday, May 17, 2017		Sheet 54 of	105



confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 56 of	105



confidential for acer csd use only

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>(Reserved)</div>		
Size <div>A</div>	Document Number <div>Neptune_KLS</div>	Rev <div>-1m</div>
Date: Wednesday, May 17, 2017		Sheet 58 of 105

confidential for acer csd use only

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>(Reserved)</div>			
Size <div>A</div>	Document Number <div>Neptune_KLS</div>		Rev <div>-1m</div>
Date: Wednesday, May 17, 2017		Sheet 59	of 105


16 HDD1\_SATA\_RX\_N >>>====  
16 HDD1\_SATA\_RX\_P >>>====  
16 HDD1\_SATA\_TX\_N <<<====  
16 HDD1\_SATA\_TX\_P <<<====

SSID = SATA

## SATA HDD1 Connector

### AFTP TESTPOINT

89 HDD1\_SATA\_TX\_CON\_P >>>====  
89 HDD1\_SATA\_TX\_CON\_N >>>====  
89 HDD1\_SATA\_RX\_CON\_P <<<====  
89 HDD1\_SATA\_RX\_CON\_N <<<====



Wistron Confidential document - Anyone can not Duplicate, Modify, Forward for any other purpose application without get Wistron permission

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>HDD/ODD</b>	
Size	Document Number	Rev		
Custom	<b>Neptune KLS</b>	<b>-1m</b>		
Date:	Wednesday, May 17, 2017	Sheet	60	of 105

SSID = Wireless/ Wigg

# NGFF Connector (802.11a/b/g/n)

RF RESERVED

19 WIFI\_RF\_EN  
19,61,89 BLUETOOTH\_EN  
14,24,31,63,68,71,79,89,91 PLT\_RST#  
24,68 E51\_RXD  
24,68 E51\_TXD  
15 BT\_USB20\_N  
15 BT\_USB20\_P

17,31,63,71 PCIE\_WAKE#  
18,61,89 WLAN\_CLKREQ\_CPU#

18,61,89 WLAN\_CLK\_CPU#  
18,61,89 WLAN\_CLK\_CPU#

15,61,89 WLAN\_PCIE\_RX\_N  
15,61,89 WLAN\_PCIE\_RX\_P

15 WLAN\_PCIE\_TX\_N  
15 WLAN\_PCIE\_TX\_P

## AFTP TESTPOINT

PCIE\_WAKE#\_WLAN 89  
WLAN\_CLKREQ\_CPU# 18,61,89

WLAN\_CLK\_CPU# 18,61,89  
WLAN\_CLK\_CPU# 18,61,89


WLAN\_PCIE\_RX\_N 15,61,89  
WLAN\_PCIE\_RX\_P 15,61,89

WLAN\_PCIE\_TX\_CON\_N 89  
WLAN\_PCIE\_TX\_CON\_P 89

BT\_USB20\_N\_R 89  
BT\_USB20\_P\_R 89

WIFI\_RF\_EN\_CON 89  
BLUETOOTH\_EN 19,61,89  
WLAN\_RST# 89

E51\_TXD\_R 89



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini card-WLAN

Size

Document Number

Neptune KLS

Rev

-1m

Date: Wednesday, May 17, 2017

Sheet 61 of 105

SSID = Wireless

confidential for acer csd use only

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title (Reserved)WWAN

Size A	Document Number Neptune_KLS	Rev -1m
-----------	--------------------------------	------------

### Mini Card Connector (NGFF m-SATA)



Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx:	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx:	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

**Notes:**


- Notes:**
- 1. Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
  - 2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be replaced by a 100 nF decoupled capacitor. SATA devices are NOT supported.
  - 3. Design Constraint: For PCIe Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
  - 4. Design Constraint: For PCIe Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
  - 5. Design Constraint: Requires the Chapter 3, "General Differential Design Guidelines" along with the additional guidelines in this section for all design application guidelines.

Relays	Control	150 Pin-Out (Mechanical)
1	Common	1
2	Common	2
3	Common	3
4	Common	4
5	Common	5
6	Common	6
7	Common	7
8	Common	8
9	Common	9
10	Common	10
11	Common	11
12	Common	12
13	Common	13
14	Common	14
15	Common	15
16	Common	16
17	Common	17
18	Common	18
19	Common	19
20	Common	20
21	Common	21
22	Common	22
23	Common	23
24	Common	24
25	Common	25
26	Common	26
27	Common	27
28	Common	28
29	Common	29
30	Common	30
31	Common	31
32	Common	32
33	Common	33
34	Common	34
35	Common	35
36	Common	36
37	Common	37
38	Common	38
39	Common	39
40	Common	40
41	Common	41
42	Common	42
43	Common	43
44	Common	44
45	Common	45
46	Common	46
47	Common	47
48	Common	48
49	Common	49
50	Common	50
51	Common	51
52	Common	52
53	Common	53
54	Common	54
55	Common	55
56	Common	56
57	Common	57
58	Common	58
59	Common	59
60	Common	60
61	Common	61
62	Common	62
63	Common	63
64	Common	64
65	Common	65
66	Common	66
67	Common	67
68	Common	68
69	Common	69
70	Common	70
71	Common	71
72	Common	72
73	Common	73
74	Common	74
75	Common	75
76	Common	76
77	Common	77
78	Common	78
79	Common	79
80	Common	80
81	Common	81
82	Common	82
83	Common	83
84	Common	84
85	Common	85
86	Common	86
87	Common	87
88	Common	88
89	Common	89
90	Common	90
91	Common	91
92	Common	92
93	Common	93
94	Common	94
95	Common	95
96	Common	96
97	Common	97
98	Common	98
99	Common	99
100	Common	100
101	Common	101
102	Common	102
103	Common	103
104	Common	104
105	Common	105
106	Common	106
107	Common	107
108	Common	108
109	Common	109
110	Common	110
111	Common	111
112	Common	112
113	Common	113
114	Common	114
115	Common	115
116	Common	116
117	Common	117
118	Common	118
119	Common	119
120	Common	120
121	Common	121
122	Common	122
123	Common	123
124	Common	124
125	Common	125
126	Common	126
127	Common	127
128	Common	128
129	Common	129
130	Common	130
131	Common	131
132	Common	132
133	Common	133
134	Common	134
135	Common	135
136	Common	136
137	Common	137
138	Common	138
139	Common	139
140	Common	140
141	Common	141
142	Common	142
143	Common	143
144	Common	144
145	Common	145
146	Common	146
147	Common	147
148	Common	148
149	Common	149
150	Common	150

華創資通 Wistron Corporation 21F, 88, Sec. 1, Wen-Hua 1st Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
Title <b>SSD-NGFF</b>	
Size K2	Document Name <b>Neptune_KLS</b>
Responsible Engineer 廖國祥	Rev -1

SSID = User.Interface

24 LB\_PWM >>>  
24,65,89 KBC\_PWRBTN# >>>



AFTP TESTPOINT

89 LB\_PWM\_LED1 >>>  
89 LB\_PWM\_LED2 >>>







<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title LED Bard/Power Button

Size A4 Document Number Neptune\_KLS Rev -1m  
Date: Wednesday, May 17, 2017 Sheet 64 of 105

I2C Addr. = 0X2C (Synaptics)

[illegible]

C08		2		3	4				21	23	37	79	26	12	38	89	183	97
C07		14				62	131	49	20	61	129	41	84	70	1	76	38	
C06		31			86	60	130	34	51	23	48	24	25	80	40	31	47	
C05		30	37				115	25	26	22	33	83		42	29	85	1	
C04	46	26			127	18		22	20	19	24	108	39	27	45	43	99	
C03		1		28		3	92	5	6	8	38	9	27	11	13	15	32	
C02		112	44			113		23	7	9	119	83	10	123	124	126	136	
C01	59	110			17	114		116	117	118	120	96	121	122	79	81	93	
	R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18





&lt;Core Design&gt;


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title			
<b>LED Bard / Power Button</b>			
Size	Document Number		Rev
Custom	<b>Neptune KLS</b>		<b>-1m</b>
Date:	Wednesday, May 17, 2017	Sheet 65 of 105	



Neptune Daughter Board  
USB2.0 \*2  
SPDIF\*1  
MIC\*1  
Card Reader \*1



Neptune Daughter Board  
LED( charger, standby, power dc full )  
Hall Sensor




<Core Design>			
緯創資通 Wistron Corporation			
21F, 88, Sec.1, Heintai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.			
File			
Size Custom			
Date: Wednesday, May 17, 2017			
Sheet 66 of 105			
IO Board Connector			
Neptune_KLS			
Rev -1m			

confidential for acer csd use only

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Hall Sensor</div>		
Size <div>A</div>	Document Number <div>Neptune_KLS</div>	Rev <div>-1m</div>
Date: Wednesday, May 17, 2017		
Sheet 67 of 105		



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A

Neptune KLS

-1m

Date:

Wednesday, May 17, 2017

Sheet

68

of


105

SSID = User.Interface

## G Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can




SSID = User.Interface

## G Sensor

(BMA253 I2C address 0x18)

Eye Tracker



The default I2C address of the device is 0011000b (0x18). It is used if the SDO pin is pulled to 'GND'. The alternative address 0011001b (0x19) is selected by pulling the SDO pin to 'VDDIO'.

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title G-SENSOR

Size Document Number

Custom Neptune KLS

Date: Wednesday, May 17, 2017

Sheet 69

of


105


Rev -1m


confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)Free Fall Sensor			
Size	Document Number		Rev
A	Neptune_KLS		-1m
Date:	Wednesday, May 17, 2017		Sheet 70 of 105







confidential for acer csd use only

<Core Design>



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>(Reserved)Thunderbolt (4/5)</div>		
Size <div>A</div>	Document Number <div>Neptune_KLS</div>	Rev <div>-1m</div>
Date: Wednesday, May 17, 2017		
Sheet 74 of 105		

confidential for acer csd use only


<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)Thunderbolt (5/5)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 75 of	105







17,24,85,86 DGPU\_PWROK >>>  
 18 PEG\_CLKREQ\_CPU# >>>  
 79 VGA\_RST# >>>  
 18 PEG\_CLK\_CPU# >>>  
 18 PEG\_CLK\_GPU# >>>  
 3 GFX\_PCIE\_RX\_P15  
 3 GFX\_PCIE\_RX\_N15  
 3 GFX\_PCIE\_RX\_P14  
 3 GFX\_PCIE\_RX\_N14  
 3 GFX\_PCIE\_RX\_P13  
 3 GFX\_PCIE\_RX\_N13  
 3 GFX\_PCIE\_RX\_P12  
 3 GFX\_PCIE\_RX\_N12  
 3 GFX\_PCIE\_RX\_P11  
 3 GFX\_PCIE\_RX\_N11  
 3 GFX\_PCIE\_RX\_P10  
 3 GFX\_PCIE\_RX\_N10  
 3 GFX\_PCIE\_RX\_P9  
 3 GFX\_PCIE\_RX\_N9  
 3 GFX\_PCIE\_RX\_P8  
 3 GFX\_PCIE\_RX\_N8  
 3 GFX\_PCIE\_RX\_P7  
 3 GFX\_PCIE\_RX\_N7  
 3 GFX\_PCIE\_RX\_P6  
 3 GFX\_PCIE\_RX\_N6  
 3 GFX\_PCIE\_RX\_P5  
 3 GFX\_PCIE\_RX\_N5  
 3 GFX\_PCIE\_RX\_P4  
 3 GFX\_PCIE\_RX\_N4  
 3 GFX\_PCIE\_RX\_P3  
 3 GFX\_PCIE\_RX\_N3  
 3 GFX\_PCIE\_RX\_P2  
 3 GFX\_PCIE\_RX\_N2  
 3 GFX\_PCIE\_RX\_P1  
 3 GFX\_PCIE\_RX\_N1  
 3 GFX\_PCIE\_TX\_CON\_P15  
 3 GFX\_PCIE\_TX\_CON\_N15  
 3 GFX\_PCIE\_TX\_CON\_P14  
 3 GFX\_PCIE\_TX\_CON\_N14  
 3 GFX\_PCIE\_TX\_CON\_P13  
 3 GFX\_PCIE\_TX\_CON\_N13  
 3 GFX\_PCIE\_TX\_CON\_P12  
 3 GFX\_PCIE\_TX\_CON\_N12  
 3 GFX\_PCIE\_TX\_CON\_P11  
 3 GFX\_PCIE\_TX\_CON\_N11  
 3 GFX\_PCIE\_TX\_CON\_P10  
 3 GFX\_PCIE\_TX\_CON\_N10  
 3 GFX\_PCIE\_TX\_CON\_P9  
 3 GFX\_PCIE\_TX\_CON\_N9  
 3 GFX\_PCIE\_TX\_CON\_P8  
 3 GFX\_PCIE\_TX\_CON\_N8  
 3 GFX\_PCIE\_TX\_CON\_P7  
 3 GFX\_PCIE\_TX\_CON\_N7  
 3 GFX\_PCIE\_TX\_CON\_P6  
 3 GFX\_PCIE\_TX\_CON\_N6  
 3 GFX\_PCIE\_TX\_CON\_P5  
 3 GFX\_PCIE\_TX\_CON\_N5  
 3 GFX\_PCIE\_TX\_CON\_P4  
 3 GFX\_PCIE\_TX\_CON\_N4  
 3 GFX\_PCIE\_TX\_CON\_P3  
 3 GFX\_PCIE\_TX\_CON\_N3  
 3 GFX\_PCIE\_TX\_CON\_P2  
 3 GFX\_PCIE\_TX\_CON\_N2  
 3 GFX\_PCIE\_TX\_CON\_P1  
 3 GFX\_PCIE\_TX\_CON\_N1




GFX_PCIE_RX_P0	C7801	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P0	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N0	C7806	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N0	BM27	PEX_CLKREQ#
GFX_PCIE_TX_CON_P0	C7807	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P0	BM27	PEX_CLKREQ#
GFX_PCIE_TX_CON_N0	C7807	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N0	BM27	PEX_CLKREQ#
GFX_PCIE_RX_P1	C7807	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P1	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N1	C7808	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N1	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P1	C7813	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P1	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N1	C7814	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N1	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P2	C7813	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P2	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N2	C7814	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N2	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P2	C7815	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P2	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N2	C7816	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N2	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P3	C7815	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P3	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N3	C7816	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N3	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P3	C7817	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P3	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N3	C7818	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N3	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P4	C7817	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P4	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N4	C7818	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N4	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P4	C7819	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P4	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N4	C7820	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N4	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P5	C7821	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P5	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N5	C7822	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N5	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P5	C7823	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P5	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N5	C7824	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N5	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P6	C7823	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P6	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N6	C7824	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N6	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P6	C7825	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P6	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N6	C7826	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N6	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P7	C7825	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P7	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N7	C7826	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N7	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P7	C7827	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P7	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N7	C7828	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N7	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P8	C7827	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P8	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N8	C7828	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N8	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P8	C7829	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P8	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N8	C7830	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N8	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P9	C7829	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P9	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N9	C7830	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N9	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P9	C7831	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P9	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N9	C7832	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N9	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P10	C7831	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P10	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N10	C7832	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N10	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P10	C7833	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P10	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N10	C7834	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N10	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P11	C7833	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P11	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N11	C7834	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N11	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P11	C7835	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P11	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N11	C7836	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N11	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P12	C7835	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P12	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N12	C7836	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N12	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P12	C7837	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P12	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N12	C7838	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N12	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P13	C7837	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P13	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N13	C7838	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N13	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P13	C7839	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P13	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N13	C7840	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N13	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P14	C7839	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P14	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N14	C7840	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N14	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P14	C7841	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P14	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N14	C7842	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N14	BM26	PEX_CLKREQ#
GFX_PCIE_RX_P15	C7841	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_P15	BM26	PEX_CLKREQ#
GFX_PCIE_RX_N15	C7842	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_RX_CON_N15	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_P15	C7843	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_P15	BM26	PEX_CLKREQ#
GFX_PCIE_TX_CON_N15	C7844	1	SCD22U10V2KX-L1-GP	Muxless	GFX_PCIE_TX_CON_N15	BM26	PEX_CLKREQ#



PEX\_HVDD and PEX\_PLL\_HVDD rails must be shared with 1V8\_AON for GC6 2.1









78 MDA[63..0] << >>

78 FBA\_CMD6 >>  
78 FBA\_CMD11 >>  
78 FBA\_CMD10 >>  
78 FBA\_CMD7 >>  
78 FBA\_CMD9 >>

78 FBA\_CMD2 >>  
78 FBA\_CMD4 >>  
78 FBA\_CMD3 >>  
78 FBA\_CMD1 >>

78 FBA\_CMD8 >>  
78 FBA\_CMD12 >>  
78 FBA\_CMD0 >>  
78 FBA\_CMD15 >>  
78 FBA\_CMD5 >>

78 CLKA0 >>  
78 CLKA0# >>  
78 FBA\_CMD14 >>

78 DQMA0 >>  
78 DQMA1 >>  
78 DQMA2 >>  
78 DQMA3 >>

78 FBA\_CMD13 >>

78 QSAP\_0 >>  
78 QSAP\_1 >>  
78 QSAP\_2 >>  
78 QSAP\_3 >>

78 FBA\_WCK01 >>  
78 -FBA\_WCK01 >>

78 FBA\_WCK23 >>  
78 -FBA\_WCK23 >>

78 FBA\_CMD22 >>  
78 FBA\_CMD27 >>  
78 FBA\_CMD26 >>  
78 FBA\_CMD23 >>  
78 FBA\_CMD25 >>

78 FBA\_CMD18 >>  
78 FBA\_CMD20 >>  
78 FBA\_CMD19 >>  
78 FBA\_CMD17 >>

78 FBA\_CMD24 >>  
78 FBA\_CMD28 >>  
78 FBA\_CMD16 >>  
78 FBA\_CMD31 >>  
78 FBA\_CMD21 >>

78 CLKA1 >>  
78 CLKA1# >>  
78 FBA\_CMD30 >>

78 DQMA4 >>  
78 DQMA5 >>  
78 DQMA6 >>  
78 DQMA7 >>

78 FBA\_CMD29 >>

78 FBA\_WCK45 >>  
78 -FBA\_WCK45 >>

78 FBA\_WCK67 >>  
78 -FBA\_WCK67 >>

78 QSAP\_4 >>  
78 QSAP\_5 >>  
78 QSAP\_6 >>  
78 QSAP\_7 >>

1D35V\_VGA\_S0

Muxless  
1KR2J-L2-GP  
R8108

R8103  
1KR2J-L2-GP  
Muxless

R8109  
121R2F-GP  
Muxless

FBA\_CMD5 K4  
FBA\_CMD8 H5  
FBA\_CMD9 H4  
FBA\_CMD4 K5  
FBA\_CMD6 J5  
A8/A7  
A9/A1  
A10/A0  
A11/A6  
A12/A13

FBA\_CMD12 H11  
FBA\_CMD14 K10  
FBA\_CMD13 K11  
FBA\_CMD11 H10  
BA0/A2  
BA1/A5  
BA2/A4  
BA3/A3

FBA\_CMD7 J4  
FBA\_CMD0 G3  
FBA\_CMD10 G12  
FBA\_CMD3 L3  
FBA\_CMD15 L12  
ABI#  
RAS#  
CS#  
CAS#  
WE#

CLKA0 J12  
CLKA0# J11  
FBA\_CMD1 J3  
CK  
CK#  
CKE#

DQMA3 D2  
DQMA2 D13  
DQMA1 P13  
DQMA0 P2  
DBI0#  
DBI1#  
DBI2#  
DBI3#

FBA\_CMD2 J2  
RESET#

FBA\_CMD1 J0  
FBA\_CMD1 J13  
FBA\_CMD1 J1  
SEN  
ZQ  
MF

FBA\_WCK23 D4  
FBA\_WCK23 D5  
WCK01  
WCK01#

FBA\_WCK01 J4  
FBA\_WCK01 P4  
WCK23#  
WCK23#

H5GC2H24BFR-T2C-GP  
Muxless  
072.05224.000U

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

## FB CMD mapping Mode H -N15P-GX GDDR5

TABLE  
GDDR5 VIDEO MEMORY

	72.05224.A0U	72.20325.B0U		
	HYNIX 2GBITS (64Mx32)	SAMSUNG 2GBITS (64Mx32)	HYNIX 4GBITS (128Mx32)	SAMSUNG 4GBITS (128Mx32)
U91 U92 U93 U94 U95 U96 U97 U98	H5GQ2H24AFR-T2C	K4G20325FD-FC04	H5GC4H24MFR (tentative)	K4G41325FC-HC03 (tentative)

LOGIC

CHECK PM AVL

FBA\_CMD25 K4  
FBA\_CMD20 H5  
FBA\_CMD21 H4  
FBA\_CMD24 K5  
FBA\_CMD22 J5  
A8/A7  
A9/A1  
A10/A0  
A11/A6  
A12/A13

FBA\_CMD29 H11  
FBA\_CMD27 K10  
FBA\_CMD28 K11  
FBA\_CMD30 H10  
BA0/A2  
BA1/A5  
BA2/A4  
BA3/A3

FBA\_CMD23 J4  
FBA\_CMD19 G3  
FBA\_CMD31 G12  
FBA\_CMD16 L3  
FBA\_CMD26 L12  
ABI#  
RAS#  
CS#  
CAS#  
WE#

CLKA1 J12  
CLKA1# J11  
FBA\_CMD17 J3  
CK  
CK#  
CKE#

DQMA4 D2  
DQMA5 D13  
DQMA6 P13  
DQMA7 P2  
DBI0#  
DBI1#  
DBI2#  
DBI3#

FBA\_CMD18 J2  
RESET#

FBA1\_SEN2 J10  
FBA1\_ZQ2 J13  
FBA1\_MF2 J1  
SEN  
ZQ  
MF

FBA\_WCK45 D4  
-FBA\_WCK45 D5  
WCK01  
WCK01#

FBA\_WCK67 P4  
-FBA\_WCK67 P5  
WCK23#  
WCK23#

H5GC2H24BFR-T2C-GP  
Muxless  
072.05224.000U

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

20160810

Table 9.3 GDDR5 Command Mapping (GB4-256 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CAS*
FBA_CMD1	FBA_CMD17	CKE*
FBA_CMD2	FBA_CMD18	RST*
FBA_CMD3	FBA_CMD19	RAS*
FBA_CMD4	FBA_CMD20	A1_A9
FBA_CMD5	FBA_CMD21	A0_A10
FBA_CMD6	FBA_CMD22	A12_RFU
FBA_CMD7	FBA_CMD23	ABI*
FBA_CMD8	FBA_CMD24	A6_A11
FBA_CMD9	FBA_CMD25	A7_A8
FBA_CMD10	FBA_CMD26	WE*
FBA_CMD11	FBA_CMD27	A5_BA1
FBA_CMD12	FBA_CMD28	A4_BA2
FBA_CMD13	FBA_CMD29	A2_BA0

Table 9.3 GDDR5 Command Mapping (GB4-256 packages) (Continued)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD14	FBA_CMD30	A3_BA3
FBA_CMD15	FBA_CMD31	CS*

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM 1,2 (1/4)

Size

Custom

Document Number

Neptune\_KLS

Rev

-1m

Date:

Wednesday, May 17, 2017


Sheet

81


of

105







FOR VRAM1/VRAM2



UNDER THE MEMORY



FOR VRAM1/VRAM2




CLOSE TO THE MEMORY


«Core Design»

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsien 301, Taiwan, R.O.C.


File: **VRAM 5,6 (3/4)**  
Size: **A2**  
Document Number: **Neptune\_KLS**  
Date: **Wednesday, May 11, 2011**  
Sheet: **83** of **106**





## CLOSE TO VRAM



*FOR VRAM3/VRAM4*



### UNDER TO THE MEMORY



### CLOSE TO THE MEMORY

VGA : N17E-G1  
Config : B  
EDP-Continuous : 58A  
EDP-Peak : 136A


CHECK SPEC

1. VDDC\_VDDC\_P1  
2. VDDC\_VDDC\_P2  
3. VDDC\_VDDC\_P3  
4. VDDC\_VDDC\_P4  
5. VDDC\_VDDC\_P5  
6. VDDC\_VDDC\_P6  
7. VDDC\_VDDC\_P7  
8. VDDC\_VDDC\_P8  
9. VDDC\_VDDC\_P9  
10. VDDC\_VDDC\_P10  
11. VDDC\_VDDC\_P11  
12. VDDC\_VDDC\_P12  
13. VDDC\_VDDC\_P13  
14. VDDC\_VDDC\_P14  
15. VDDC\_VDDC\_P15  
16. VDDC\_VDDC\_P16  
17. VDDC\_VDDC\_P17  
18. VDDC\_VDDC\_P18  
19. VDDC\_VDDC\_P19  
20. VDDC\_VDDC\_P20  
21. VDDC\_VDDC\_P21  
22. VDDC\_VDDC\_P22  
23. VDDC\_VDDC\_P23  
24. VDDC\_VDDC\_P24  
25. VDDC\_VDDC\_P25  
26. VDDC\_VDDC\_P26  
27. VDDC\_VDDC\_P27  
28. VDDC\_VDDC\_P28  
29. VDDC\_VDDC\_P29  
30. VDDC\_VDDC\_P30  
31. VDDC\_VDDC\_P31  
32. VDDC\_VDDC\_P32  
33. VDDC\_VDDC\_P33  
34. VDDC\_VDDC\_P34  
35. VDDC\_VDDC\_P35  
36. VDDC\_VDDC\_P36  
37. VDDC\_VDDC\_P37  
38. VDDC\_VDDC\_P38  
39. VDDC\_VDDC\_P39  
40. VDDC\_VDDC\_P40  
41. VDDC\_VDDC\_P41  
42. VDDC\_VDDC\_P42  
43. VDDC\_VDDC\_P43  
44. VDDC\_VDDC\_P44  
45. VDDC\_VDDC\_P45  
46. VDDC\_VDDC\_P46  
47. VDDC\_VDDC\_P47  
48. VDDC\_VDDC\_P48  
49. VDDC\_VDDC\_P49  
50. VDDC\_VDDC\_P50  
51. VDDC\_VDDC\_P51  
52. VDDC\_VDDC\_P52  
53. VDDC\_VDDC\_P53  
54. VDDC\_VDDC\_P54  
55. VDDC\_VDDC\_P55  
56. VDDC\_VDDC\_P56  
57. VDDC\_VDDC\_P57  
58. VDDC\_VDDC\_P58  
59. VDDC\_VDDC\_P59  
60. VDDC\_VDDC\_P60  
61. VDDC\_VDDC\_P61  
62. VDDC\_VDDC\_P62  
63. VDDC\_VDDC\_P63  
64. VDDC\_VDDC\_P64  
65. VDDC\_VDDC\_P65  
66. VDDC\_VDDC\_P66  
67. VDDC\_VDDC\_P67  
68. VDDC\_VDDC\_P68  
69. VDDC\_VDDC\_P69  
70. VDDC\_VDDC\_P70  
71. VDDC\_VDDC\_P71  
72. VDDC\_VDDC\_P72  
73. VDDC\_VDDC\_P73  
74. VDDC\_VDDC\_P74  
75. VDDC\_VDDC\_P75  
76. VDDC\_VDDC\_P76  
77. VDDC\_VDDC\_P77  
78. VDDC\_VDDC\_P78  
79. VDDC\_VDDC\_P79  
80. VDDC\_VDDC\_P80  
81. VDDC\_VDDC\_P81  
82. VDDC\_VDDC\_P82  
83. VDDC\_VDDC\_P83  
84. VDDC\_VDDC\_P84  
85. VDDC\_VDDC\_P85  
86. VDDC\_VDDC\_P86  
87. VDDC\_VDDC\_P87  
88. VDDC\_VDDC\_P88  
89. VDDC\_VDDC\_P89  
90. VDDC\_VDDC\_P90  
91. VDDC\_VDDC\_P91  
92. VDDC\_VDDC\_P92  
93. VDDC\_VDDC\_P93  
94. VDDC\_VDDC\_P94  
95. VDDC\_VDDC\_P95  
96. VDDC\_VDDC\_P96  
97. VDDC\_VDDC\_P97  
98. VDDC\_VDDC\_P98  
99. VDDC\_VDDC\_P99  
100. VDDC\_VDDC\_P100

1. VDDC\_VDDC\_P1  
2. VDDC\_VDDC\_P2  
3. VDDC\_VDDC\_P3  
4. VDDC\_VDDC\_P4  
5. VDDC\_VDDC\_P5  
6. VDDC\_VDDC\_P6  
7. VDDC\_VDDC\_P7  
8. VDDC\_VDDC\_P8  
9. VDDC\_VDDC\_P9  
10. VDDC\_VDDC\_P10  
11. VDDC\_VDDC\_P11  
12. VDDC\_VDDC\_P12  
13. VDDC\_VDDC\_P13  
14. VDDC\_VDDC\_P14  
15. VDDC\_VDDC\_P15  
16. VDDC\_VDDC\_P16  
17. VDDC\_VDDC\_P17  
18. VDDC\_VDDC\_P18  
19. VDDC\_VDDC\_P19  
20. VDDC\_VDDC\_P20  
21. VDDC\_VDDC\_P21  
22. VDDC\_VDDC\_P22  
23. VDDC\_VDDC\_P23  
24. VDDC\_VDDC\_P24  
25. VDDC\_VDDC\_P25  
26. VDDC\_VDDC\_P26  
27. VDDC\_VDDC\_P27  
28. VDDC\_VDDC\_P28  
29. VDDC\_VDDC\_P29  
30. VDDC\_VDDC\_P30  
31. VDDC\_VDDC\_P31  
32. VDDC\_VDDC\_P32  
33. VDDC\_VDDC\_P33  
34. VDDC\_VDDC\_P34  
35. VDDC\_VDDC\_P35  
36. VDDC\_VDDC\_P36  
37. VDDC\_VDDC\_P37  
38. VDDC\_VDDC\_P38  
39. VDDC\_VDDC\_P39  
40. VDDC\_VDDC\_P40  
41. VDDC\_VDDC\_P41  
42. VDDC\_VDDC\_P42  
43. VDDC\_VDDC\_P43  
44. VDDC\_VDDC\_P44  
45. VDDC\_VDDC\_P45  
46. VDDC\_VDDC\_P46  
47. VDDC\_VDDC\_P47  
48. VDDC\_VDDC\_P48  
49. VDDC\_VDDC\_P49  
50. VDDC\_VDDC\_P50  
51. VDDC\_VDDC\_P51  
52. VDDC\_VDDC\_P52  
53. VDDC\_VDDC\_P53  
54. VDDC\_VDDC\_P54  
55. VDDC\_VDDC\_P55  
56. VDDC\_VDDC\_P56  
57. VDDC\_VDDC\_P57  
58. VDDC\_VDDC\_P58  
59. VDDC\_VDDC\_P59  
60. VDDC\_VDDC\_P60  
61. VDDC\_VDDC\_P61  
62. VDDC\_VDDC\_P62  
63. VDDC\_VDDC\_P63  
64. VDDC\_VDDC\_P64  
65. VDDC\_VDDC\_P65  
66. VDDC\_VDDC\_P66  
67. VDDC\_VDDC\_P67  
68. VDDC\_VDDC\_P68  
69. VDDC\_VDDC\_P69  
70. VDDC\_VDDC\_P70  
71. VDDC\_VDDC\_P71  
72. VDDC\_VDDC\_P72  
73. VDDC\_VDDC\_P73  
74. VDDC\_VDDC\_P74  
75. VDDC\_VDDC\_P75  
76. VDDC\_VDDC\_P76  
77. VDDC\_VDDC\_P77  
78. VDDC\_VDDC\_P78  
79. VDDC\_VDDC\_P79  
80. VDDC\_VDDC\_P80  
81. VDDC\_VDDC\_P81  
82. VDDC\_VDDC\_P82  
83. VDDC\_VDDC\_P83  
84. VDDC\_VDDC\_P84  
85. VDDC\_VDDC\_P85  
86. VDDC\_VDDC\_P86  
87. VDDC\_VDDC\_P87  
88. VDDC\_VDDC\_P88  
89. VDDC\_VDDC\_P89  
90. VDDC\_VDDC\_P90  
91. VDDC\_VDDC\_P91  
92. VDDC\_VDDC\_P92  
93. VDDC\_VDDC\_P93  
94. VDDC\_VDDC\_P94  
95. VDDC\_VDDC\_P95  
96. VDDC\_VDDC\_P96  
97. VDDC\_VDDC\_P97  
98. VDDC\_VDDC\_P98  
99. VDDC\_VDDC\_P99  
100. VDDC\_VDDC\_P100


Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Number of Voltage Levels H	level	160
PWM Frequency F <sub>pw</sub>	kHz	675
PWM Minimum Pulse Width T <sub>pw</sub>	ns	9.26
VID Transient Time T	ns	<100
Component Value		
R1 (1%)	10k	6.19
R2 (1%)	10k	20.5
R3 (1%)	10k	4.32
R4 (1%)	10k	14.5
R5 (1%)	10k	8.20
C	100nF	




# RT8816A For NVVDDS


VGA : N17E-G1 / NVVDDS  
EDP-Continuous : 28A  
EDP-Peak : 74A




# APL3526QB for 1V\_VGA\_S0



# SYW232 for 1D8V\_AON



# SYW232 for 1D8V\_MAIN



# RT8816A for PWR\_VGA\_CDDR




Figure 9. PWM VID Analog Circuit Diagram






Figure 10. PWM VID Time Diagram


$$V_{BOOT} = V_{REF} \times \left( \frac{R_{REF2}}{R_{REF1} + R_{REF2} + R_{BOOT}} \right)$$

$$V_{STANDBY} = V_{REF} \times \left( \frac{R_{REF2} // R_{STANDBY}}{R_{REF1} + R_{BOOT} + (R_{REF2} // R_{STANDBY})} \right)$$



Confidential for acer csd use only

85 PWR\_VGA\_CORE\_EN  
86 DGPU\_CORE\_PWROK











<Core Design>					
緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Discharge					
Size B	Document Number			Rev	
Neptune KLS			-1m		
Date:	Wednesday, May 17, 2017		Sheet	87	of 105

confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Neptune_KLS		Rev -1m
Date: Wednesday, May 17, 2017		Sheet 88 of	105



confidential for acer csd use only


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 90 of	105

# PLUTO

18,24,68 LPC\_FRAME#\_CPU <<<  
 18,24,68 INT\_SERIRQ <<<  
 18 PM\_SUS\_STAT# <<<  
 18 LPC\_CLK\_TPM <<<  
 14,24,31,61,63,68,71,79,89 PLT\_RST# <<<  
 17,24 PM\_CLKRUN#\_EC <<<

18,24,68 LPC\_AD\_CPU\_P0 <<<  
 18,24,68 LPC\_AD\_CPU\_P1 <<<  
 18,24,68 LPC\_AD\_CPU\_P2 <<<  
 18,24,68 LPC\_AD\_CPU\_P3 <<<



<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title TPM/NPCT650  
 Size Document Number  
 Custom Neptune\_KLS  
 Date: Wednesday, May 17, 2017 Sheet 91 of 105



Confidential for acer  
Csd Use Only

15 FP\_USB20\_P  
15 FP\_USB20\_N

5V\_S0  
FP\_USB20\_P 2 ER9201 1 0R0402-PAD-1-GP FP\_USB20\_P\_R  
FP\_USB20\_N 2 ER9202 1 0R0402-PAD-1-GP FP\_USB20\_N\_R

C9201  
10V2KX-L1-GP

FP



20170210

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size  
A

Document Number

Neptune\_KLS

Rev

-1m

Date: Wednesday, May 17, 2017

Sheet 92

of

105

confidential for acer csd use only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 93 of	105

confidential for acer csd use only

confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Neptune_KLS		-1m
Date: Wednesday, May 17, 2017		Sheet 95 of	105


confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Neptune_KLS		-1m
Date: Wednesday, May 17, 2017		Sheet 96 of	105

confidential for acer csd use only


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU CFG CFG STRAP</b>			
Size A	Document Number		Rev
	<b>Neptune_KLS</b>		<b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 97 of	105

confidential for acer csd use only

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU CFG CFG STRAP</b>			
Size A	Document Number <b>Neptune_KLS</b>		Rev <b>-1m</b>
Date: Wednesday, May 17, 2017		Sheet 98	of 105



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size  
A

Document Number

Neptune KLS

Rev

-1m

Date: Wednesday, May 17, 2017

Sheet 99 of 105

confidential for acer csd use only

<Core Design>


<div><div>緯創資通</div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>		
Title		
Table of Content		
Size	Document Number	Rev
A	Neptune_KLS	-1m
Date: Wednesday, May 17, 2017		
Sheet 100 of 105		

confidential for acer csd use only


<Core Design>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Change History		
Size	Document Number	Rev
A	Neptune_KLS	-1m
Date: Wednesday, May 17, 2017		
Sheet 101 of 105		

Intel-Power Up Sequence




SKYLAKE H POWER UP SEQUENCE DIAGRAM






Regulator	LDO	Switch
-----------	-----	--------


PCH SMBus Block Diagram



KBC SMBus Block Diagram



## Thermal Block Diagram



## Audio Block Diagram

