


Sapporo 1.0 BLOCK DIAGRAM



PROJECT : OT2
Quanta Computer Inc.

INDEX

| Pg# | Description | NOTE |
|-------|--------------------------------------|------|
| 1 | Schematic Block Diagram | |
| 2 | System Information | |
| 3 | System Power Block Diagram | |
| 4-5 | Merom CPU/THERMAL SENSOR | |
| 7-11 | Crestline_ | |
| 12-15 | ICH8_M | |
| 16 | DDR II SO-DIMM | |
| 17 | CLOCK GEN | |
| 18 | LCD CONNECTOR / LCD PWR | |
| 19 | WAN/WWAN /SIM CARD connector | |
| 20-21 | CARDBUS CONTROLLER | |
| 22-23 | AUDIO CODEC / AUDIO JACK | |
| 24-25 | LAN/TRANSFORMER | |
| 26 | KBC | |
| 27 | CRT PORT | |
| 28 | HDD / CD-ROM | |
| 29 | FAN,KB,LEDs,TRACK POINT | |
| 30 | USB,BLUE TOOTH,FINGER PRINT, MDC,TPM | |
| 31 | POWER SEQUENCE,BIOS | |
| 32 | CABLE DOCKING | |
| 33 | DISCHARGE | |
| 34 | -CHARGER(MAX1908/8724) | |
| 35 | MAX1999(3VPCU/5VPCU) | |
| 36 | MAX1992(1.8VSUS/DDR_VTERM) | |
| 37 | MAX1540 (+1.05V/+1.5V) | |
| 38 | --MAX8736 | |
| 39 | +3VM/+3V_S5/1.25V_M | |
| 40 | POWER SEQUENCE | |

Power & Ground

| Label | ACTIVE | Description | Control Signal |
|-------------|---------------------------|-------------------------------------|----------------|
| VIN | S0, S3, S4, S5.M0.M1.Moff | AC ADAPTER (19V) | |
| MBAT | S0, S3, S4, S5.M0.M1.Moff | MAIN BATTERY + (10~17V) | |
| VCCRTC | S0, S3, S4, S5.M0.M1.Moff | RTC & KBC POWER (3_3V) | |
| +15V | S0, S3, S4, S5.M0.M1.Moff | +15V | |
| CPU_CORE | S0 | CPU CORE POWER (1.25/1.15V) | VRON |
| +1.05V | S0 | FSB POWER (1.05V) | MAIND |
| +1.05VM | M0.M1 | | IAMT_ON |
| +3V | S0 | | MAIND |
| 3VSUS | S0, S3 | | SUSON |
| 3V_S5 | S0, S3, S4, S5 | | S5_ON |
| 3VPCU | S0, S3, S4, S5.M0.M1.Moff | ALWAYS POWER (3V) | |
| +5V | S0 | | MAIND |
| 5VSUS | S0, S3 | | SUSON |
| 5V_S5 | S0, S3, S4, S5 | | S5_ON |
| 5VPCU | S0, S3, S4, S5.M0.M1.Moff | ALWAYS POWER (5V) | |
| +1.5V | S0 | | MAIND |
| +1.5VM | M0.M1 | | IAMT_ON |
| 1.8VSUS | S0, S3 | DDR CORE POWER | SUSON |
| +2.5V | S0 | | MAINON |
| SMDDR_VTERM | S0 | DDR COMMAND & CONTROL PULL UP POWER | MAINON |
| SMDDR_VREF | S0, S3 | DDR REF POWER | SUSON |
| VDDA | S0 | AUDIO ANALOG POWER (5V) | MAINON |
| +3V_CK505 | M0.M1 | | IAMT_ON |
| +3V_LAN_SW | M0.M1 | | IAMT_ON |
| +1.25V | S0 | | MAIND |
| +1.25VM | M0.M1 | | IAMT_ON |

PCI DEVICES IRQ ROUTING


| DEVICE | IDSEL # | REQ/GNT # | PCI_INT |
|--------|---------|-----------|---------|
|--------|---------|-----------|---------|

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : IN3
 LAYER 7 : GND
 LAYER 8 : BOT

SM BUS

| DEVICE | ADDRESS | BUS |
|--------------------|---------|-----|
| CLOCK GENERATOR | | |
| DDR II | | |
| Accelemtor sensor | | |
| CHARGER | | |
| CPU THERMAL SENSOR | | |





PROJECT : OT2





Quanta Computer Inc.

| | | | |
|--------|---------------------------|-------|---------|
| Size | Document Number | Rev | 1A |
| Custom | System Information | | |
| Date: | Thursday, March 22, 2007 | Sheet | 2 of 42 |


SYSTEM POWER BLOCK DIAGRAM







HOST



(16) DDR_A_D[0..63]

U30D
DDR A D0 AR43 SA_DQ_0
DDR A D1 AW44 SA_DQ_1
DDR A D2 BA45 SA_DQ_2
DDR A D3 AY46 SA_DQ_3
DDR A D4 RA41 SA_DQ_4
DDR A D5 AR45 SA_DQ_5
DDR A D6 AT42 SA_DQ_6
DDR A D7 AW47 SA_DQ_7
DDR A D8 BA45 SA_DQ_8
DDR A D9 BF48 SA_DQ_9
DDR A D10 BG47 SA_DQ_10
DDR A D11 BJ45 SA_DQ_11
DDR A D12 BA47 SA_DQ_12
DDR A D13 BG50 SA_DQ_13
DDR A D14 BH49 SA_DQ_14
DDR A D15 BE45 SA_DQ_15
DDR A D16 AW43 SA_DQ_16
DDR A D17 BE44 SA_DQ_17
DDR A D18 BG42 SA_DQ_18
DDR A D19 BE40 SA_DQ_19
DDR A D20 BF44 SA_DQ_20
DDR A D21 BH45 SA_DQ_21
DDR A D22 BG40 SA_DQ_22
DDR A D23 BF40 SA_DQ_23
DDR A D24 AR40 SA_DQ_24
DDR A D25 AW40 SA_DQ_25
DDR A D26 AT39 SA_DQ_26
DDR A D27 AW36 SA_DQ_27
DDR A D28 AW41 SA_DQ_28
DDR A D29 AY41 SA_DQ_29
DDR A D30 AV38 SA_DQ_30
DDR A D31 AT38 SA_DQ_31
DDR A D32 AV13 SA_DQ_32
DDR A D33 AT13 SA_DQ_33
DDR A D34 AW11 SA_DQ_34
DDR A D35 AV11 SA_DQ_35
DDR A D36 AU15 SA_DQ_36
DDR A D37 AT11 SA_DQ_37
DDR A D38 BA13 SA_DQ_38
DDR A D39 BA11 SA_DQ_39
DDR A D40 BE10 SA_DQ_40
DDR A D41 BD10 SA_DQ_41
DDR A D42 BD8 SA_DQ_42
DDR A D43 AY9 SA_DQ_43
DDR A D44 BG10 SA_DQ_44
DDR A D45 AW9 SA_DQ_45
DDR A D46 BD7 SA_DQ_46
DDR A D47 BB9 SA_DQ_47
DDR A D48 BB5 SA_DQ_48
DDR A D49 AY7 SA_DQ_49
DDR A D50 AT5 SA_DQ_50
DDR A D51 AT7 SA_DQ_51
DDR A D52 AY6 SA_DQ_52
DDR A D53 BB7 SA_DQ_53
DDR A D54 AR5 SA_DQ_54
DDR A D55 AR8 SA_DQ_55
DDR A D56 AR9 SA_DQ_56
DDR A D57 AN3 SA_DQ_57
DDR A D58 AM8 SA_DQ_58
DDR A D59 AN10 SA_DQ_59
DDR A D60 AT9 SA_DQ_60
DDR A D61 AN9 SA_DQ_61
DDR A D62 AM9 SA_DQ_62
DDR A D63 AN11 SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2
SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14
SA_RAS#
SA_RCVEN#
SA_WE#

BE19 DDR A BS0
BK19 DDR A BS1
BF29 DDR A BS2
BL17 DDR A CAS#
AT45 DDR A DM0
BD44 DDR A DM1
BD42 DDR A DM2
AW38 DDR A DM3
AW13 DDR A DM4
BG8 DDR A DM5
AY5 DDR A DM6
AN6 DDR A DM7
AT46 DDR A DQS0
BE48 DDR A DQS1
BE43 DDR A DQS2
BC37 DDR A DQS3
BK16 DDR A DQS4
BH6 DDR A DQS5
BB2 DDR A DQS6
AP3 DDR A DQS7
AT47 DDR A DQS#0
BD47 DDR A DQS#1
BC41 DDR A DQS#2
BA37 DDR A DQS#3
BA16 DDR A DQS#4
BH7 DDR A DQS#5
BC1 DDR A DQS#6
AP2 DDR A DQS#7
BJ19 DDR A MA0
BD20 DDR A MA1
BK27 DDR A MA2
BH28 DDR A MA3
BL24 DDR A MA4
BK28 DDR A MA5
BJ27 DDR A MA6
BJ25 DDR A MA7
BL28 DDR A MA8
BA28 DDR A MA9
BC19 DDR A MA10
BE28 DDR A MA11
BG30 DDR A MA12
BJ16 DDR A MA13
BJ29 DDR A MA14

BJ29 renamed to
SA_MA14 pin for intel
update 6/9

BE18 DDR A RAS#
AY20 *PAD_T51
BA19 DDR A WE#


U30E


AP49 SB_DQ_0
AR51 SB_DQ_1
AW50 SB_DQ_2
AW51 SB_DQ_3
AN51 SB_DQ_4
AN50 SB_DQ_5
AV50 SB_DQ_6
AV49 SB_DQ_7
BA50 SB_DQ_8
BA50 SB_DQ_9
BA49 SB_DQ_10
BE50 SB_DQ_11
BA51 SB_DQ_12
AY49 SB_DQ_13
BF50 SB_DQ_14
BF49 SB_DQ_15
B50 SB_DQ_16
B44 SB_DQ_17
B43 SB_DQ_18
BK47 SB_DQ_19
BK49 SB_DQ_20
BK43 SB_DQ_21
BK42 SB_DQ_22
B41 SB_DQ_23
B41 SB_DQ_24
B41 SB_DQ_25
B37 SB_DQ_26
B36 SB_DQ_27
BK41 SB_DQ_28
B40 SB_DQ_29
BL35 SB_DQ_30
BK37 SB_DQ_31
BK13 SB_DQ_32
BE11 SB_DQ_33
BK11 SB_DQ_34
BC11 SB_DQ_35
BC13 SB_DQ_36
BE12 SB_DQ_37
BK12 SB_DQ_38
BG12 SB_DQ_39
BJ10 SB_DQ_40
BL9 SB_DQ_41
BK5 SB_DQ_42
BL5 SB_DQ_43
BK9 SB_DQ_44
BK10 SB_DQ_45
BJ8 SB_DQ_46
BJ6 SB_DQ_47
BF4 SB_DQ_48
BH5 SB_DQ_49
BG1 SB_DQ_50
BC2 SB_DQ_51
BK4 SB_DQ_52
BD3 SB_DQ_53
BJ2 SB_DQ_54
BA3 SB_DQ_55
BB3 SB_DQ_56
AR1 SB_DQ_57
AT3 SB_DQ_58
AY2 SB_DQ_59
AY3 SB_DQ_60
AU2 SB_DQ_61
AT2 SB_DQ_62
AT2 SB_DQ_63

SB_BS_0
SB_BS_1
SB_BS_2
SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14
SB_RAS#
SB_RCVEN#
SB_WE#

AY17
BG18
BG38
BE17
AR50
BD49
BK45
BK38
BJ7
BF3
AW2
AT50
BD50
BK46
BK38
BL7
BE2
AU50
BC50
BL45
BK38
BK12
BK7
BF2
AV3
BC18
BG28
AW17
BE25
BE28
BA29
BC28
AY25
BD37
BG17
BE37
BA39
BG14
BE24
AY16
BC17

BE24 renamed to
SB_MA14 pin for intel
update 6/9







PROJECT : OT2
Quanta Computer Inc.


| | | |
|--------|--------------------------|----------------|
| Size | Document Number | Rev |
| Custom | ICH8(CPU,SATA,IDE) | 1A |
| Date | Thursday, March 22, 2007 | Sheet 12 of 42 |

MINI CARD PCI-E




SI stage:add to avoid leakage currurt



Intel LAN





SI2 stage:Change power source to avoid leakage current.



SI stage:Change power source to avoid leakage current



SI stage:add to avoid WWAN Noise




ICH8M REV 1.0

PCI-Express

IDS

USB




Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.





| Boot BIOS Strap | | | |
|-----------------|----|----------|----------|
| | | GNT0# | SPI_CS1# |
| LPC | 11 | No stuff | No stuff |
| PCI | 10 | No stuff | Stuff |
| SPI | 01 | Stuff | No stuff |

PCI DEVICES IRQ ROUTING

| DEVICE | IDSEL # | REQ/GNT # | PCI_INT |
|---------|---------|-----------|---------|
| CardBus | AD22 | 2 | C,D,E |




Reserved for EMI.
Place resister and cap
close to ICH.



PROJECT : OT2
Quanta Computer Inc.

| | | |
|-------------|--|----------------|
| Size Custom | Document Number ICH8(USB,PCIE,DMI) | Rev 1A |
| Date: | Thursday, March 22, 2007 | Sheet 13 of 42 |



1.8VSUS

1.8VSUS

```

DDR_A_DM[0..7] (8)
DDR_A_D[0..63] (8)
DDR_A_DQS[0..7] (8)
DDR_A_DQS#[0..7] (8)
DDR_A_MA[0..14] (8)

```

Place these Caps near So-Dimm1.

(8) DDR_A_MA[0..14]

SMDDR_VTERM

Add for intel update

DDR_A_MA14 R2

(8) DDR_A_RAS#

(8) DDR_A_BS1

[illegible]

(7) M_ODT0

(8) DDR_A_BS2

Please these resistor
closely DIMMA,all
trace length<750 mil.

DDR_A_MA8

DDR_A_MA9

DDR A MA3

DDR_A_MA5

(8) DDR_A_BS0

(b) 2510-253

(8) DDR A WF#

(8) DDR_A_CAS

(7) M_ODT1

(1) M_{SBT}

7) DDR_CKE0_DIMM

7) DDR_CKE1_DIMM

[TOP](#)

Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR VTERM.

BOT

DB2 stage:on install for C327,C219---C331 for only one channel DIMM





PROJECT : OT2
Quanta Computer Inc.



| | | |
|-------------|--|----------------|
| Size Custom | Document Number DDR2 SO-DIMM(200P) | Rev 1A |
| Date: | Thursdav, March 22, 2007 | Sheet 16 of 42 |

Rev
1A

Date: Thursday, March 22, 2007 Sheet 16 of 42




DB1A:change R59 for intel schematic



Pull low for UMA


CPU Clock select



SI stage: strapping options for CPU_BSEL{0:2}


internal have already build-in 33ohm damping

resistor PV stage:delete RP2 ,add R1067,R1068 PV stage:reserve for WWAN issue



14.318MHz

CK505



DB2 Stage:no install RP9,R82 due to no SATA HDD

SI stage:add R1031 for EA team test easy

SI2 stage:delete ,R82,R84 due to no use

PV stage: change R347,R348 to 33 ohm for EA issue


PV stage:change R51,R53 to 33ohm for EA issue

DB1A:change R339,R32 for intel schematic

SI stage:reserve L53, L54,add R1033,R1034 for WWAN noise improvement

| FSC | FSB | FSA | CPU | SRC | PCI |
|-----|-----|-----|------|-----|-----|
| 1 | 0 | 1 | 100 | 100 | 33 |
| 0 | 0 | 1 | 133 | 100 | 33 |
| 0 | 1 | 1 | 166 | 100 | 33 |
| 0 | 1 | 0 | 200 | 100 | 33 |
| 1 | 0 | 0 | 333 | 100 | 33 |
| 1 | 1 | 0 | 400 | 100 | 33 |
| 1 | 1 | 1 | RSVD | 100 | 33 |


EMI




| FSB | BCLK | BSEL2 | BSEL1 | BSEL0 |
|-----|------|-------|-------|-------|
| 533 | 133 | 0 | 0 | 1 |
| 667 | 166 | 0 | 1 | 1 |
| 800 | 200 | 0 | 1 | 0 |



PROJECT : OT2
Quanta Computer Inc.





PANEL VCC CONTROL





PROJECT : OT2
Quanta Computer Inc.


| | | |
|--------------------------------|----------------------------|-----------|
| Size B | Document Number LCD CON | Rev 1A |
| Date: Thursday, March 22, 2007 | Sheet 18 of 42 | |


Mini PCI-E Card2 WWAN












LAN


RJ45 Connector

SI2 stage:EMI suggest






DB1A tage:Remove U1, RP24,
RP25, RP26, RP27, and
RP1,C24,C26,C28,R941-R951

```
DB2 stage:change to +1.8V_L0M for intel
recommend
```





LAN Energy Detect circuit


82556 Support Deep Smart Power Down Feature for power saving




LAN RESET



PV stage:change to +3VM for
ACBS issue








PROJECT : OT2
Quanta Computer Inc.

| | | |
|--------------------------------|-----------------|--------|
| Size B | Document Number | Rev 1A |
| CRT PORT | | |
| Date: Thursday, March 22, 2007 | Sheet 27 of 42 | |



HDD, CD-ROM

1.8 inch HDD CONNECTOR



DB2 Stage:delete CN9,R463,C533,C532,C522,C523,C511,R488

CD-ROM



CDSSEL
--> High, Slave device

PROJECT : OT2
Quanta Computer Inc.

| | | |
|--------------------------------|--------------------------------------|----------------|
| Size B | Document Number HDD,CD-ROM | Rev 1A |
| Date: Thursday, March 22, 2007 | | Sheet 28 of 42 |

DB2 stage: move T/P connector to Finger board, so change connector type

(13) USBP1-
(13) USBP1+

3V_FP

3V_FP

3V

C600 1000P

R539
R540

0

USBP1-
USBP1+

(26)
(26)

KBCLK
KBDAT


+5V

C599 0.1u

C636 0.1u

CN11

Finger Printer/ Touch pad

[illegible][illegible][illegible]

POWER USB (LEFT SIDE)

5VSUS

C97 1U

R93 10K

U7

IN 12

IN 9

OUT 8

OUT 10

ISET 7

NC 11

NC 13

SEL FAULT 3

ON(ON) 4

THREML-G 6

MAX1563

R79 0

C93 *1000P

R88

R72 4.22K

SSX10V0805X55

C90 4.7U/0V0805X55

C73 220U/6.3V_ESR25

C102 0.1U

C108 1000P

R326 0

EB2

3 2 4 1

R331 0

*1632090

USBP5- (13)

USBP5+ (13)

USBPWR1

USBP5+1

USBP5+1

USBP5+1

CN21

1 GND

2 GND

3 GND

4 GND

Suyin_020173

ESD


C92 *Clamp-Diode

C99 *Clamp-Diode



I Limit: $17120/R814$

PV stage: change to 220U for USB drop fail issue


USB 2

| | | |
|---|--|----------------|
|  <div style="text-align: right;"> PROJECT : OT2 Quanta Computer Inc. </div> | | |
| Size Custom | Document Number <div style="text-align: center; font-weight: bold;"> USB,BT,FP,TPM,MDC </div> | Rev 1A |
| Date: | Thursday, March 22, 2007 | Sheet 30 of 42 |



POWER SEQUENCE



16Mbit (2M Byte), SPI FLASH ROM(BIOS)




POWER SWITCH





EMI

DOCKING BOARD CONNECT



Area of Hole



FOR EMI

PROJECT : OT2


Quanta Computer Inc.


Size B Document Number DOCKING Rev 1A

Date: Thursday, March 22, 2007 Sheet 32 of 42

Normal:19.5 Volts
Airline:15.0 Volts

When system with AC and DC can support DC discharge for Battery learning.






PROJECT : OT2
Quanta Computer Inc.






| | | |
|--------------------------------|--------------------------------------|-----------|
| Size B | Document Number CHARGER II | Rev 1A |
| Date: Thursday, March 22, 2007 | Sheet 34 of 42 | |



$RVPS = RDROOP / (RSENSE \times GM) = 5.1mV/A / (0.001 \times 200uS) = 25.5K$
 $RTRC = RSENSE \times 5k / (RDROOP(AC) \times \# \text{ of Phases}) = 0.001 \times 5k / ((5.1mV/A \times 80\%) \times 1phases) = 1.24K$
 $RILIMPK = \text{Battery } V \times RTRC / (IPK \times RSENSE) = 8V \times 1.24K / (I_{\text{output peak}} \times 0.001) OCP=17.7A$
 $fsw=300kHz \times 143k\Omega / R_{osc}$
 $dV_Target/dt=12.5mV/us \times 71.5k\Omega / R_TIME$


| DPRSLPVR | DPRSTP# | PSI# | State | CPU Current |
|----------|---------|------|--------------|-------------|
| 1 | 0 | 0 | Deeper Sleep | < 3A |
| 1 | 0 | 1 | Deeper Sleep | > 3A |
| 0 | 1 | 0 | Active Mode | < 18A |
| 0 | 1 | 1 | Active Mode | > 15A |






PV stager:add for HP request

PV stager:add for HP request



DEL PR174, PQ46
For S4-STATE



MODEL

DB2 --->SI

OT2 MB
31OT2MBXXXX

CHANGE LIST

Date

Reason for change

Page

modify list

2006.11

change from 5VSUS to +5v due to not support wake up from suspend

change U35 pin13,15 to +5V

change footprint to 0805 to easy prepare material

change U2, C577 footprint

avoid leakage current

change power plan from 3VSUS to 3V_S5 at RP31 , R241 , R448 , R538,change card bus switch power from 5VSUS to 5V
R452 Install, R46 on install;delete R496,Add D32
Add D33,D34 ;delete R293 ,and add Q60

EC VCC2 pin is used in a comparator to sample when Vcc2 is going up or down. It will draw some current. Approx 300ua

R1005 install,R297 no install

For auto boot issue

reserve R1029,add R1028 ,Q62 for auto power issue

remove Kill switch function

remove Q37,R443,R426,CN1,R977

add for EA team easy test

add R1031,R1032

for internal mic issue

add C643, and modify pin 1 for U47 OP circuit and add C657

modify footprint firm right angle type to straight type

CN36

change footprint for another vender for easy insert

change footprint for track point connector CN8

move D31 close to ICH8 to solve battery LED issue ,else it will cause LED function abnormally

D31 close to ICH8 and pull up 10k(R1035) to +3V

WWAN noise --- ICH improvement

reserve L53, L54,add R1033,R1034

due to use 4MB flash part

delete CN24

add strapping options for CPU_BSEL{0:2} so we can hardwire the clock to the FSB frequency if needed

R1036-R1044

FUI3.11, add IAMT_ON control signal option with 0-Ohm NO INSTALL to control power up of 0.9V
This is to save system power in S3 when iAMT is disabled.

add FR385

For ENERGY_DET, Change R18 to 1.4K, this is a change from Intel on LAN Energy Detect.

R18

DB2 --->SI2

Date

Reason for change

Page

modify list

2007.1

schematic error and change to avoid leakage voltage

RP31 pin10 from 3V_S5 to 3VSUS

change Lan crystal layout for intel suggestion

Lan crystal layout

to avoid the ripple for signal CLK_PWRGD

add R1049 for intel suggestion

tune Adp_Id signal for layout. to avoid overlay

for EMI suggestion

for EMI suggestion

reseve C661,C662,C663

for EMI suggestion(CRT)

L8,L10,L14 change to BK1608LL680

for EMI suggestion(internal Mic)

reserve R664, R1050 for Mic

for EMI suggestion(modem)

delete R280,R281 due to useless

PWM signal(LCD)to avoid work abnormally

C5 no install

change to 1.87K for Intel suggestion

change R18 to 1.87k

Q61,D32 is for leakage voltage issue ,but will influence LAN function ,change to 0 ohm

delete Q61,add R1051;deleteD32,Add R1052

PROJECT : OT2

Quanta Computer Inc.

Size Custom

Document Number

change list-1

Date: Thursday, March 22, 2007

Sheet 41 of 42

Rev 1A

| | | | | |
|-----------------------|--|----------------------------|------|---|
| MODEL | | CHANGE LIST | | |
| DB2 --->SI2 | | | | |
| OT2 MB 31OT2MBXXXX | Date | Reason for change | Page | modify list |
| | 2007.1 | For LCD rush current issue | | change R30 to 82K,C32 to 0.1u ,and change R20 power source to 3VPCU |
| | | due to no use | | delete R341,R1025,L9,L13,L15,L8,L10,L14,R342,R95,R81 |
| | SI2--->PV | | | |
| | 2007.1 | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | <div><div><div>Size Custom</div><div>Document Number</div><div>change list-2</div><div>Date: Thursday, March 22, 2007</div></div><div><div>PROJECT : OT2</div><div>Quanta Computer Inc.</div><div>Sheet 42 of 42</div></div><div><div>Rev 1A</div></div></div> | | | |