

Tonga-e (ZN5)

01

- 01--SCHMETICS INDEX
- 02--BLOCK DIAGRAM
- 03--CLK. GEN./CK505
- 04--CPU(1/2) Host Bus
- 05--CPU(2/2) Power
- 06--NB(1/5) Host
- 07--NB(2/5) VGA,DMI,PCIE
- 08--NB(3/5) DDR III
- 09--NB(4/5) Power
- 10--NB(5/5) VSS
- 11--SB(1/4) HOST
- 12--SB(2/4) PCIE, PCI, USB, DMI
- 13--SB(3/4) SATA, GPIO
- 14--SB(4/4) Power, VSS
- 15--DDR III SO-DIMM
- 16--MXM3.0
- 17--LVDS TRANSMITTER
- 18--SATA HDD/ODD
- 19--MINI PCIE (WLAN/TV), IR
- 20--LCD PANEL, INVERTER
- 21--LAN PHY BOAZMAN
- 22--TPM, RJ45
- 23--JMB380 (Card Reader, 1394)
- 24--ON Board USB
- 25--FAN, CCD, PS2
- 26--SUPER IO SCH5327
- 27--AUDIO CODEC ALC272
- 28--LINE OUT, CRT
- 29--LED/SERIAL PORT/XDP
- 30--CIR
- 31--DC-IN,+12V
- 32--VRD1.1 NCP5392
- 33--V_1P1_CORE
- 34--5VSB,3VSB,VCC3,VCC
- 35--V_3P3_CL/V_1V_1P1
- 36--DDR3_V-SM_V-SM-VTT
- 37--SCREW HOLE
- 38--SCHEMATICS CHANGE LIST(EVT1 to EVT2)
- 39--SCHEMATICS CHANGE LIST(EVT2 to DVT)

BOM Option Note

IV@	INSTALL FOR UMA SKU
EV@	INSTALL FOR DISCRETE GRAPHIC SKU
PROTO	INSTALL FOR PROTO ONLY
NI	UNINSTALL
I	INSTALL FOR ALL SKU

Tonga-E_ZN5 System Block Diagram

VCCP

V_1P1_CORE
V_1P1_PCIEEXPRESS
V_1P1_ICH
V_FSB_VTT


V_1P1_CL_MCH
V_3P3_CL

VCC3
3VSB

VCC
5VSB
+12V


V_SM
V_1P5_ICH

System Power




www.vinafix.com

Clock Generator



Strap Configuration




FREQ. SEL TABLE


BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	0	0	333Mhz
1	0	1	100Mhz
1	1	0	400Mhz
1	1	1	Reserved






Termination








S1	S0	RATIO SET
0	0	0.615xVTT
0	1	0.63xVTT
1	0	0.65xVTT
1	1	0.67xVTT

IC design



Thermal Sensor






Yorkfield/Wolfdale CPU Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	100A	100A	Yorkfield@65W
VCC_CORE	O	X	X	VID	75A	Wolfdale
VTT	O	X	X	VCC1.2	4.6A	After VCC stable
VTT	O	X	X	VCC1.2	4.5A	Before VCC stable
VCC_PLL	O	X	X	VCC1.5	260mA	

Voltage translation required for the switch IC




RC delay to turn the switch on only after 50 msec after RESER# is high

Switch for PSIF# connection between processor and VR, this type of switch needed as we can not tolerate a delay to be placed on PSIF# assertions.

For fast switch off of the IC if RESER# is asserted (needed because BIOS uses processor only resets that will restart the invalid PSI assertion.

C-step Erratum for PSI



SKU	G45	P43
GMCH_CORE	1.125V	1.1V

NB Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_SM	O	O	X	1.5VSUS	1963mA	
VCC_SMCLK	O	O	X	1.5VSUS	288mA	
VCC_EXP	O	X	X	GMCH_CORE	3082mA	SDVO, PCIE, DMI
VCCA_EXP	O	X	X	VCC1.5	6mA	SDVO, PCIE Analog
VTT_FSB	O	X	X	VCC1.2	914mA	
VCC	O	X	X	GMCH_CORE	17984mA	
VCC_CL	O	X	X	GMCH_CORE	4666mA	
VCC3_3	O	X	X	VCC3	14mA	
VCCA_DAC	O	X	X	VCC3	74mA	
VCCDO_CRT	O	X	X	VCC1.5	0mA	
VCCAPLL_EXP	O	X	X	VCC1.1	20mA	
VCCDLL_EXP	O	X	X	VCC1.1	X	
VCCA_DPLLA	O	X	X	VCC1.1	59mA	
VCCA_DPLLB	O	X	X	VCC1.1	59mA	
VCCA_HPLL	O	X	X	VCC1.1	31mA	
VCCD_HPLL	O	X	X	VCC1.1	X	
VCCA_MPLL	O	X	X	VCC1.1	83mA	

EAGLELAKE_DDR3

GND

W17	VSS_331	VSS_001	A12
FE1	VSS_219	VSS_091	AU22
BA23	VSS_330	BD43	A124
W16	VSS_300	VSS_092	A124
A20	VSS_090	VSS_181	BA5
W1	VSS_179	VSS_002	A126
MS	VSS_269	VSS_003	A126
AH4	VSS_328	VSS_182	BD21
UR	VSS_088	VSS_004	BD25
BS3	VSS_178	VSS_005	A136
L44	VSS_377	VSS_084	A136
B27	VSS_087	VSS_176	BD28
AH2	VSS_176	VSS_005	A144
AG1	VSS_086	VSS_096	BB6
UB9	VSS_085	VSS_006	BB6
AG45	VSS_085	VSS_186	BD12
R10	VSS_325	VSS_007	A145
U20	VSS_175	VSS_008	A145
U20	VSS_324	VSS_009	A145
A194	VSS_084	VSS_187	BD17
AG27	VSS_084	VSS_008	A148
AC3	VSS_174	VSS_099	BB8
AC3	VSS_083	VSS_189	BA1
U17	VSS_323	VSS_190	BE10
AG23	VSS_082	VSS_010	AA11
AG23	VSS_172	VSS_100	BE18
A225	VSS_081	VSS_001	AL38
AV21	VSS_321	VSS_011	AA12
U16	VSS_171	VSS_012	BA13
AG19	VSS_080	VSS_192	AA14
AV1	VSS_320	VSS_013	AA16
AV1	VSS_170	VSS_193	BE11
AY15	VSS_169	VSS_103	AA15
U12	VSS_319	VSS_014	AA17
U12	VSS_168	VSS_194	BA2
AH1	VSS_078	VSS_015	AA22
AH1	VSS_318	VSS_185	BA21
AV1	VSS_077	VSS_016	AA24
AW30	VSS_167	VSS_195	BE29
AF39	VSS_076	VSS_017	AA25
L16	VSS_258	VSS_105	AA22
L16	VSS_257	VSS_106	AA24
AV3	VSS_075	VSS_196	BE39
AF33	VSS_075	VSS_017	AA25
AW26	VSS_256	VSS_107	BE40
K45	VSS_255	VSS_108	AA26
AW24	VSS_164	VSS_018	CA26
AW24	VSS_074	VSS_372	AA39
AG3	VSS_254	VSS_022	AN7
AW22	VSS_073	VSS_199	C3
AF12	VSS_073	VSS_201	D11
AW20	VSS_162	VSS_022	AN7
AW20	VSS_072	VSS_202	D16
K24	VSS_253	VSS_113	AP20
K24	VSS_252	VSS_203	D21
AW17	VSS_161	VSS_109	AA33
AF10	VSS_071	VSS_110	AA36
AF10	VSS_251	VSS_020	C5
AW11	VSS_070	VSS_111	AA38
AF7	VSS_250	VSS_021	AA44
AER	VSS_069	VSS_112	AP20
AF4	VSS_159	VSS_023	D21
K13	VSS_068	VSS_204	D25
AF40	VSS_158	VSS_114	AP21
AV8	VSS_158	VSS_115	AB12
AV5	VSS_157	VSS_024	AB11
AE38	VSS_248	VSS_115	AB12
AE34	VSS_067	VSS_205	D28
AV38	VSS_156	VSS_116	AB16
AV23	VSS_247	VSS_026	AB17
AV8	VSS_155	VSS_117	AP25
AE26	VSS_065	VSS_207	D6
AV30	VSS_154	VSS_118	AB18
AC15	VSS_064	VSS_028	D7
AV21	VSS_153	VSS_119	AB21
AE22	VSS_063	VSS_209	E8
AV7	VSS_062	VSS_119	AB23
AV2	VSS_243	VSS_120	AR10
AV18	VSS_151	VSS_210	E31
AV13	VSS_061	VSS_121	AR11
AE12	VSS_242	VSS_211	AB26
AV15	VSS_150	VSS_212	E5
AV11	VSS_059	VSS_122	AR13
AV13	VSS_149	VSS_032	AB27
AV13	VSS_241	VSS_033	AB16
AV13	VSS_240	VSS_213	F16
H7	VSS_239	VSS_214	F2
AV11	VSS_148	VSS_124	AR38
AV11	VSS_058	VSS_124	AR38
AV9	VSS_147	VSS_034	F30
H44	VSS_057	VSS_125	AB3
AD9	VSS_056	VSS_035	AB39
AD9	VSS_237	VSS_126	AB1
AV5	VSS_146	VSS_036	F4
AD39	VSS_055	VSS_217	F42
AD39	VSS_236	VSS_127	AR33
AD36	VSS_235	VSS_037	AR35
H81	VSS_144	VSS_128	F7
AD36	VSS_054	VSS_218	F45
H30	VSS_234	VSS_038	AB7
AD31	VSS_053	VSS_039	AB8
AD31	VSS_143	VSS_130	AB8
AD3	VSS_142	VSS_130	AB8
AD25	VSS_233	VSS_040	AC20
AD27	VSS_141	VSS_221	AC22
AD25	VSS_050	VSS_041	AB9
AD25	VSS_140	VSS_222	G24
AD20	VSS_139	VSS_132	AT1
AT35	VSS_231	VSS_223	AC24
AD23	VSS_049	VSS_042	AC26
AD23	VSS_229	VSS_224	G29
H13	VSS_138	VSS_133	AT11
AD21	VSS_138	VSS_225	AT18
AT24	VSS_137	VSS_044	AC45
H11	VSS_228	VSS_135	AT17
AD19	VSS_047	VSS_226	GG5
AT17	VSS_046	VSS_045	GG6
AT17	VSS_136	VSS_227	HI

U3H
 EAGLELAKE_FCBGA1254
 SYM_REF = 1.59C
 8 OF 9
 Critical
 I

U3H

EAGLELAKE_DDR3
 SYM_REF = 1.59C

N16	VSS_272	VSS_273	N26
N13	VSS_271	VSS_274	N29
F1	VSS_362	VSS_275	N30
N11	VSS_270	VSS_276	N33
C45	VSS_363	VSS_277	N36
C1	VSS_364	VSS_278	N38
M44	VSS_269	VSS_279	N8
M25	VSS_268	VSS_280	P16
BE43	VSS_356	VSS_281	P17
M24	VSS_267	VSS_282	P26
BE3	VSS_357	VSS_283	P31
BD44	VSS_358	VSS_284	R11
M1	VSS_266	VSS_285	R12
BD2	VSS_359	VSS_286	R16
L9	VSS_265	VSS_287	R17
BC45	VSS_360	VSS_288	R19
L8	VSS_264	VSS_289	R19
BC1	VSS_361	VSS_290	R2
L4	VSS_263	VSS_291	R30
L39	VSS_262	VSS_292	R38
B44	VSS_365	VSS_293	R38
A6	VSS_367	VSS_294	R5
L35	VSS_261	VSS_295	R8
A43	VSS_366	VSS_296	T10
L30	VSS_260	VSS_297	T11
A3	VSS_368	VSS_298	T12
L26	VSS_259	VSS_299	T13
Y9	VSS_355	VSS_300	T16
Y39	VSS_354	VSS_301	T17
Y35	VSS_353	VSS_302	T19
Y3	VSS_352	VSS_303	T20
Y27	VSS_351	VSS_304	T3
Y25	VSS_350	VSS_305	T30
Y23	VSS_349	VSS_306	T31
Y21	VSS_348	VSS_307	T32
Y2	VSS_347	VSS_308	T33
Y19	VSS_346	VSS_309	T35
Y17	VSS_345	VSS_310	T38
Y16	VSS_344	VSS_311	T4
Y12	VSS_343	VSS_312	T6
Y11	VSS_342	VSS_313	T7
Y10	VSS_341	VSS_314	T8
W5	VSS_340	VSS_315	T9
W45	VSS_339	VSS_316	U11
W44	VSS_338	VSS_317	W2
W26	VSS_337	VSS_332	W20
W24	VSS_336	VSS_333	W22
W24	VSS_335	VSS_334	W22

GND

9 OF 9


AD30
 AC30
 AF30
 AE30
 NC_14
 NC_15
 NC_16
 NC_17

EAGLELAKE_FCBGA1254
 Critical
 I

Quanta Computer Inc.
 PROJECT : ZN5

Size	Document Number	Rev
	NB (5/5)- VSS	X4
Date:	Friday, March 05, 2010	Sheet 10 of 40


PCI/PCI-E/USB/DMI/SPI




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD									
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0										
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default										
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	CTRL_GTLREF1 R266 1K 0402									
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI(Default)</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI(Default)	GNT0# R270 1K 0402, R271 1K 0402			
PCI_GNT#0	SPI_CS#1	Boot Location											
0	1	SPI(Default)											
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC	
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC											

PCI PULL-UP




USB0# PULL-UP



Quanta Computer Inc.
PROJECT : ZN5

Size Document Number
SB (2/4) PCIE/PCI/USB/DMI
Date: Friday, March 05, 2010 Sheet 12 of 40















SB Power Status and max current table(1/2)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCCRTC	X	X	X	VCCRTC	6uA	6uA@G3
V5REF	O	X	X	VCC3	2mA	
V5REF_SUS	O	O	O	5V_STBY	2mA	2mA@S0,1mA@S3/S5
VCC1_5_B	O	X	X	VCC1.5	646mA	
VCCSATAPLL	O	X	X	VCC1.5	47mA	
VCC1_5_A	O	X	X	VCC1.5	1644mA	
VCCUSBPLL	O	X	X	VCC1.5	11mA	
VCCLAN1_1	X	X	X	1.1V	X	Internal VR powered, S3/S5 powered when AMT activated
VCCLAN3_3	O	X	X	VCC3	78mA	78mA@S3/S5 powered when AMT activated
VCCGLANPLL	O	X	X	VCC1.5	23mA	
VCCGLAN1_5	O	X	X	VCC1.5	80mA	
VCCGLAN3_3	O	X	X	VCC3	1mA	


SB Power Status and max current table(2/2)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC1_1	O	X	X	VCC1.1	1.634A	ICH CORE
VCCDMPPLL	O	X	X	VCC1.5	23mA	
VCC_DMI	O	X	X	GMCH_CORE	50mA	1.125V@G45, 1.1V@P43
V_CPU_IO	O	X	X	VCC1.2	2mA	
VCC3_3	O	X	X	VCC3	308mA	
VCCCHA	O	X	X	VCC1.5	70mA	
VCCSUSHDA	O	O	O	RVCC1.5	70mA	
VCCSUS1_1	X	X	X	1.1V	X	Internal VR powered
VCCSUS1_5	X	X	X	1.5V	X	Internal VR powered
VCCSUS3_3	O	O	O	3V_STBY	212mA	S3mA@S3/S5
VCCCL1_1	X	X	X	1.1V	X	Internal VR powered
VCCCL1_5	X	X	X	1.5V	X	Internal VR powered
VCCCL3_3	O	X	X	VCC3	73mA	S3/S5 powered when AMT activated







Near MXM 19V



For wireless Lan card/Bluetooth




For TV MODULE CARD




Quanta Computer Inc.
PROJECT : ZN5
MINI PCIE(WLAN/TV)

Size Document Number Rev X4
 Date: Friday, March 05, 2010 Sheet 19 of 40


BACKLIGHT CONTROL




EEPROM IIC Selection




PANEL VCC CONTROL




Discharge panel power



LCD PANEL CONNECTOR




TO CONVERTER CONNECT



PWM CONTROL

Quanta Computer Inc.
PROJECT : ZN5

Size	Document Number	Rev
	LCD PANEL	X4
Date:	Friday, March 05, 2010	Sheet 20 of 40




Quanta Computer Inc.
PROJECT : ZN5


Size: Document Number
LAN BOAZMAN 82567 Rev X4

Date: Friday, March 05, 2010 Sheet 21 of 40

LAN Transformer & EOS CONN to RJ45



TPM (3.16)



Address	BADD	(default)
HIGH	4EH/4F	
LOW	2EH/2FH	








DB2 stage:
Chaned address to "4E".




Quanta Computer Inc.

PROJECT : ZN5


Size	Document Number	Rev
	TPM & RJ45 with LAN Transformer	X4
Date:	Friday, March 05, 2010	Sheet 22 of 40




2nd FAN





SYSTEM FAN CONN





CAMERA POWER CONTROL




PS2 KEYBOARD & PS2 MOUSE











Reserve to CRT



SERIAL PORT




LED




CPU XDP Debug Port




LPC HEADER






V_1P1_CORE




V_1P1_CORE
 L=1.2uH
 $\Delta I = ((V_{in} - V_{out}) * V_{out}) / (V_{in} * L * F_{sw})$
 $\Delta I = ((19 - 1.1) * 1.1) / (19 * 1.2 * 275k) = 3.14A$
 Ripple Voltage = $\Delta I * ESR = 3.14A * 2.6mohm = 8.16mV$
 OCP = $12 * 2 = 24A$
 Rocset = $I_{octh} * R_{dson} / I_{ocset}$
 Rocset = $24A * 4mohm / 10uA = 10Kohm$








V_1P1_CL_MCH




V_3P3_CL























V_1P5_ICH

CLAMP_CTRL





 Quanta Computer Inc. PROJECT : ZN5		Rev X4
SCREW HOLE & EMI		
Date:	Friday, March 05, 2010	Sheet 37 of 40

DATE	ZN5 Schematic for EVT2	Revision
6th Feb. 2010	ZN5-0206.DSN	X3
PS	ZN5 Schematic Change from EVT2 to DVT1.0	

Schematic Change Description

1. Update schematic reversion and sheet number
2. Change C43 POP from NI to I, P6 POP from I to NI
3. Change U7, U10 value, footprint and QPN
4. Add CN25(I),R785(I),C756(I),C757(I) for B-CAS feature
5. Change dedicated location: XMM1 to XMM3, XMM3 to XMM1
6. Change R59 to 301 ohm, R572 to 8.2K ohm, Change JP49 dedicated location to E49.
7. Add PAD3, PAD4 and PAD5 for gasket mount.
8. Del PC18(I), Change value, footprint and QPN for PC22,PC25,PC27, Change PC23 and PC24 footprint and QPN
9. Change R704 from 0 ohm to 22 ohm, Del R705(I) in page 27
10. Change R693 ,R696, R336 and R338 footprint, QPN
11. Del D20(I), D22(I), D27(I), D31(I), C302(NI), C304(NI)
12. Change D15 ,D17 value, footprint and QPN, Change AR18 and AC15 vlue and QPN
13. Change C303 and C305 footprint and QPN, Change AL1, AL2, AL3, AL4, L16, L17, AR17, AC16, AC56,,AC57 value, footprint and QPN
14. Change Speaker conn to DFHD04MR103 for halogen free request
15. Add AQ8(I), AQ9(I), AR44(I), AR45(I), AC20(I), AD45(I), AR46(I), AR47(I)
16. Add R786(NI), R787(I), D47(NI), R705(I),C280(I),D8(I) for 2nd FAN
17. Change SATA HDD CONN footprint and QPN
18. Change dedicated location: U50 to U56, U51 to U57, U52 to U58, U53 to U59, U54 to U53, U48 to U50, U47 to U51, U45 to U52
19. Change dedicated location: U10 to U47, U46 to U10, PU10 to U46, U24 to U54
20. Change E16 vaule, footprint and QPN, B-CAS connector footprint and QPN
21. Change R9 and R10 value and QPN
22. Change EL10 value, footprint and QPN
23. Change R127 POP from I to NI, R131 POP from NI to I, AR46 POP from I to NI, R468 and R469 POP from I to NI
24. Change AQ9 value to QPN, Change PR132 value
25. modify netname MICIN-L1 error
26. Change AR12 and AR16 value and QPN
27. Change SH50 material to Halogen free
28. Add PR251(NI), PR252(NI)
29. SWAP Memory CHA CK0/CK0# and CK2/CK2#
30. Connect R345 CONN Pin 5 to power plane VCC1.8M LAN
31. Change LED1 vaule and QPN
32. Change AR45 from 49.9K to 100K, AR44 from 100K to 49.9K
33. Change AC3, AC6, H14, H18, H20, H23 footprint
33. Change C163, C540, R654, C625, C103 POP from NI to I
34. Change C119, C124, C656, C646, C582 and C588 value and QPN
35. Change R769, R770, R771, R775 and R776 POP from I to NI
36. Change AR34 POP from I to NI
37. Change AQ7 pin 1, U14 Pin.16 and Pin.17 connect from AGND to DGND
38. Change AC58, AC64, AC65, AC66, AC71, AC72, AC73, AC76, AC78, AC79, AQ3.1, AQ6.1 connect from AGND to DGND
39. Add VCC1.8M LAN power source node
40. Add U19 and U43 ROM SOCKET
41. Change U16 to NISS135, Add R788(I), C758(NI), PD14(I)
42. Change AR34 and AR15 change footprint to 0603
43. Don't connect RJ-45 pin15 & pin16 to GND, and connect H18 and H14 to GND
44. Change PR71,PR70,PR212,PR206,PR208,PC174,PQ24,PQ52,PQ23 POP from I to NI. Change PR72,PR252,PR251 POP from NI to I
45. Move PR72 to PQ24.3
46. Change AL1-AL4, L16 and L17 value and QPN, Change R709, R700, R350, R701 QPN(from 58 to 18)
47. Change P5, P150, P151, CN7, CON1, CN18 QPN for plating request
48. Change R104 and R112 value and QPN for 14M CLK fine tune
49. Change C163,C625 vaule and QPN, Stuff C541 22pF. Change R658 and C628 POP from NI to I
50. Change Q52 and Q61 from bipolar to MOS(footprint change). Add Q62(I) and R789(I)
50. Change C654 and C655 value, footprint and QPN
51. Change L24 and L26 power source to v IP1 CL MCH, Change L26 and L23 value/footprint, QPN and current rating
52. Change C41,C42,C49,C50,C420,C458 value, footprint and QPN
53. Change C469,C412,C396,C460,C445 and C423 QPN and temperature characteristic
54. Change C43 and C44 value and QPN
55. Change E1, E14, E15, E49, E16, E17, P54 QPN for plating 15u request
56. Del R247(I) and R257(I),T123,T124
57. Change C357 and C443 value and QPN
58. Add C302(NI), C304(NI), C401(NI), C402(NI)
59. Change XMM1 and XMM3 QPN for silkscreen modificaton
60. Change R213,PR36,PR40,PR41,D43,D44,R716 value and QPN
61. Change C135 POP from I to NI
62. Change Q61 from MOS to bipolar
63. Change R525, R517,R476 POP from NI to I
64. Change R789,R518,R641,R478 POP from I to NI, Change R641 value
65. Change R635 from NI to I, Change R635, R209 vaule and QPN
66. Change PC121,PC122,PC123,PC124,PR166,PR167,PR168,PR169,PC167 value and QPN
66. Change PR152 POP from I to NI, Change PR225,L23 QPN
67. Change XDP1,R1,R21,R22,R24,R51,R52,R25,R26,LED1,R20,R113,R181,R118,R297,R61,R153,R112,Q1,Q21,Q38,Q17 POP to PROTO
68. Change Q26,Q19,R18,R23,R506,Q2,Q20,Q32,LED4,LED9,LED5,LED10,LED2,LED7,LED3,U31,C515,C516,C518,C519,C520,D2,P54 POP to PROTO
69. Change E17,U19,U43,R12,R13.R14,R39,R40,R42,C2,C3,C4,R772,R773,R774,U1,U2,C1,C10,R5,R2,R3,R4,R8,L1,L2,C7,C8,D34 POP to PROTO
70. Change D35,D36,D37,CON2 POP to PROTO

DATE	ZN5 Schematic file for EVT2	Revision
5th Mar. 2010	ZN5-0305.DSN	X4
PS	ZN5 Schematic Change from DVT1.0 to DVT1.5	

Schematic Change Description

1. Update schematic reversion and sheet number
2. Add JS8 short pin to separate V_1P1_CORE_EXP to V_1P1_CORE
3. Connect RJ45 connector pin 6 to VCC1.8M_LAN
4. Change Q25 pin 2 netname to DIGON_R#
5. Change R716 POP from I to NI, R715 and R259 POP form NI to I
6. Add D48(I), R790(NI),R247(NI)
7. Add R791(I) as ICH_PWROK damping resistor
8. Change L23 footprint
9. Change R718 pull up source to V_1P1_CORE
10. Add D60(NI),R257(NI),R792(NI)
11. Add C759(I) for stitching cap, Change R51,R52 value to 4.7K & 2.2K. Add C288(I)
12. Change R39,R40 and R42 the footprint to 0402 from 0603 and change the location near to GMCH
13. BOM change apply correct HF speaker connector
14. BOM change from HP request, apply sonic focus function ALC272AF-GR chip
15. Change Pin L3, H4, F9, AF3, AC4, V4, P3 power source to V_1P1_CORE
16. Change R131 POP from NI to I and R127 POP from I to NI
17. Schematic change from vendor suggestion. LDO Vin GND from AGND to DGND
18. Reduce POP noise, AC27 from 0.1uF/10v X5R to 0.1uF/25v/X7R ; AC25 from 10uF / 6.3v to 2.2uF /6.3v
19. Follow Cayman design HP output FSOV >= 1Vrms spec AR12/AR16 from 56 ohm to 39 ohm
20. Change R85 value and QPN
21. Change R585 and R717 POP from NI to I. Add R793(NI), Move C263 and C264 near to ODD connector side
22. update dedicated netname on schematic page 31-36
23. Change C486, C490,C718-C731,C756-C759 QPN, Add C760(NI),C761(NI),C762(NI),C763(NI)
24. Change R481 pull high source to 5V_LDO, Change PU6 pin 6 connect to 5V_LDO, Add PR255(I), PQ70(I)
25. Add C766-C772(I), PR256-PR259(NI), PR260(I),PC209(NI), PC213(NI), PC214(NI), PQ71(NI), PQ72(NI)
26. Change R420 pull up power source to 3VSB, Add C403(I), Change PC159 value
27. Add PC215(I), PR261(I), Change PR191 and PC162 from I to NI, Add PR262(NI), PC50(NI)
28. Change R437 and R483 POP from I to NI, Change R439, R436, R485, R484 POP from NI to I
29. Add C764(I), R794(I), C405(NI), Change R525 POP from I to NI, Change Q52 to Bipolar, R137 pull up voltage change to 3VSB
30. Add R795(I), C765(NI), Change D40 POP from I to NI, Add R796(NI), Change R300 and R301 value and QPN
31. Change C7, C8, C321, C260,C142, PC68, C481, C477, C603, R264, PR95 QPN, Change C153 footprint and QPN
32. Del RP18, Add R797-R800(I), Change J93,J94,J70,J71,J90,J91,J92 QPN
33. Change PD13 to SS0540 and POP from I to NI
34. Update dedicated netname on schematic page 3-36
35. Change AL1-AL4, L16, L17 value and QPN
36. Change U8 to PI3PCIE2612-BZFE
37. Move PC215 to PU6.2 and Change PC215 footprint and QPN, Add PR263(I), C773(I), C774(I)
38. Change U54 to TPS2060, Correct 2 pcs Mini Card CONN Symbol, Connect the pin 41,39,24 to 3V_SLOT1 for 2 pcs Mini Card CONN.
39. Add PQ73(I)
40. Del R785(I), CN25(I)
41. Change D12, D13, D41, D42 to SS0540, Swap U8 some net for la yout smoothly
42. Change XMM1 and XMM3 to right color, Change L21, L22, L23, L24, L26 component, Add AC38(NI)
43. Del C81(I), R437(NI), R483(NI), Change L23 value footprint and QPN, Change L27, L28 footprint and QPN
44. Move R791 near U55 output side, Change R21, R22, R24 and R26 value and QPN, Chnage XDP conn pin 48 connection
45. Add C81(I), Change L23 value footprint and QPN for HP regeust
46. Change to AU1 pin7 and pin9 to AGND