

MS-7A39 Ver:1.0

CPU:

AMD AM4

System Chipset:

Promontory A320

(Value DIY or System Builder)

Main Memory:

DDR IV * 2 MAX:64 GB

VRM

RT8894 3+2

On Board Chipset:

LPC Super I/O --NCT6795

LAN RTL8111H

Azalia CODEC - Realtek

ALC887

Expansion Slots:

From CPU

PCI Express X16 Slot * 1


PCI Express X1 Slot * 1

PCI Express X1 Slot * 1

OCP IC:

UP6273



FUSION BLOCK DIAGRAM




AMD AM4

| | |
|---|--------------------------------|
| 01 Block Diagram | 36 CPU Power VDDP-RT8125E |
| 02 Cover Sheet | 37 CPU Power Connector/PWRGD |
| 03 FM4 DDR4 I/F | 38 CPU Power RT8894 3+2 Phase |
| 04 AM4 PCIE/SATAE | 39 CPU Power Phase 1-3 |
| 05 AM4 Display/Audio | 40 CPU Power NB Phase 1-2 |
| 06 AM4 SVI/ACPI/GPIO | 41 CPU Power NB Switch/NCT3933 |
| 07 AM4 LPC/SPI/USB/CLK/STRAP | 42 UP6273 CURRENT SENSE |
| 08 AM4 Power/RTC Power/ 09 AM4 GND | 43 ATX/Front Panel |
| 10,11 DDR4-DIMM CH-A/B | 44 ALL LED Control |
| 12,13 DDR4-POWER/GND | 45 BOM Option |
| 14 Promontory-PCIE/SATA/SATAE | 46 RTC Circuit/Moat Cap |
| 15 Promontory-USB/OC | 47 History |
| 16 Promontory-CLK/ACPI/GPIO | 48 Power Sequence |
| 17 Promontory-Power / 18 Promontory-GND | 49 Power Delivery |
| 19 PCIE X16(X1*2) SLOT | 50 GPIO MAP |
| 20 SIO NCT5565 | |
| 21 CPU/SYS FAN Control TYPE K | |
| 22 LAN-RTL8111H | |
| 23 / 24 Audio ALC887 | |
| 25 USB Rear PS2+USB2.0 | |
| 26 USB Rear LAN+USB3.1 GEN1 | |
| 27 USB Front Side | |
| 28 SATA Connector | |
| 29 DVI Connector | |
| 30 DP to VGA ITE6516 | |
| 31 ACPI uPI-5VDIMM&3VSB | |
| 32 PM-NB681-1.05V/GS7133-2.5V | |
| 33 DDR PWR VPP25/VTT-MP2143 | |
| 34 DDR Power-RT8231AGQW | |
| 35 CPU Power 1P8V-MP2147 | |

<https://vinafix.com>





Vinafix.com






MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **AM4 PCIE/SATAE**

Size: Custom
 Document Number: **MS-7A39**
 Date: Friday, January 20, 2017

Rev: **1.0**

Sheet 4 of 55



For HDMI


For DP to VGA

For DVI

Not supported on AMD Family 17h/Models 00h-0Fh



Not support Type2

有HDMI的案子: R147上件, R148不上件
 無HDMI的案子: R147不上件, R148上件




Layout: Place x'tal within 1.5 inch of APU

AM4 CPU TYPE Circuit



| CPU | TYPE | CORETYPE0 | CORETYPE1 |
|-------|------|-----------|-----------|
| BR | 0 | 0 | 0 |
| NA | X | 0 | 1 |
| SR | 2 | 1 | 0 |
| RV/ZP | 3 | 1 | 1 |



MSI
Link to the Future
MICRO-START INT'L CO.,LTD.



Title: **AM4 SVI/ACPI/GPIO**

Size: Document Number: **MS-7A39**


Date: Friday, January 20, 2017

Rev: **1.0**


Sheet: 6 of 55



Strapping Options






| | LPCCLK0 | LPCCLK1 | SIO_LFRAME |
|-----------|---|---|-----------------------------|
| PULL HIGH | LPC device Boot Fail Timer Enabled | Configured for Internal clock generator (Default) | SPI ROM (Default) |
| PULL LOW | LPC device Boot Fail Timer Disabled (Default) | Configured for External clock generator ????? | LPC ROM (Default) |



| | AGPIO3 | SPI_CLK | SYSREST# |
|-----------|--|--|---------------------------------------|
| PULL HIGH | Enhanced Reset logic (Default) | Use 48Mhz crystal clock and generate both internal and external clocks (Default) | Normal reset mode (Default) |
| PULL LOW | Traditional Reset logic | Use 100Mhz PCIE clock as reference clock and generate internal clocks only | short reset mode |

SPI ROM (1.8V)




| | RTCCLK |
|-----------|--|
| PULL HIGH | RTC Coin Battery is on board (Default) |
| PULL LOW | RTC Coin Battery is not on board |

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **AM4 LPC/SPI/USB/CLK/STRAP**

Size: Custom
Document Number: **MS-7A39**

Date: Friday, January 20, 2017
Sheet: 7 of 55




GND


<https://vinafix.com>

AM4
PART 9 OF 9




| | | |
|--------------------------------|-----------------------------------|-------------------|
| Title AM4 GND | | |
| Size Custom | Document Number MS-7A39 | Rev 1.0 |
| Date: Friday, January 20, 2017 | Sheet 9 of 55 | |






DIMM SLOT PN BY SPEC




<https://vinafix.com>




DDR VREF

(place resistors close to DIMMs)






DDR VREF

(place resistors close to DIMMs)



Vinafix.com




<https://vinafix.com>






MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **DDR4-POWER/GND-2**




| | | |
|--------------------------------|---------------------------------|-----------------|
| Size: Custom | Document Number: MS-7A39 | Rev: 1.0 |
| Date: Friday, January 20, 2017 | Sheet: 13 | of 55 |




Vinafix.com



Co-layer GPP_RSTN Reset for meet FCH sequence. See 55553.






BOM OPTION




| | FULL | |
|-------|------|--|
| GPIO2 | 0 | |
| GPIO3 | 0 | |
| GPIO4 | 0 | |



| | | |
|---------------------------------|---------------------------------|-----------------|
| Title: Reserved Board ID | | |
| Size: Custom | Document Number: MS-7A39 | Rev: 1.0 |
| Date: Friday, January 20, 2017 | Sheet: 16 | of 55 |






PCI EXPRESS x16 Slot

3.3V
12V
3.0A
5.5A




PCIEX1 12V 0.5A
3.3V weak 375mA

3.3V
12V
3.0A
0.5A



| PCI Express x16 Slot | |
|----------------------|---------|
| +12V | - 5.5 A |
| +VCC3 | - 3A |
| +3V3_S5 (wake) | - 375mA |
| +3V3_S5 (no wake) | - 20mA |

SMBus separate circuit



<https://vinafix.com>


MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **PCI E X16(X1*2) SLOT**



Size: Custom
Document Number: **MS-7A39**
Date: Friday, January 20, 2017
Sheet: 19 of 55
Rev: **1.0**

M.2 Connector

3.3V@2.5A




3.3V@2.5A





<https://vinafix.com>

M.2 Switch



Vinafix.com


| | | |
|---|--------------------------|----------------|
| MSI <i>Link to the Future</i> | | |
| MICRO-START INT'L CO.,LTD. | | |
| Title | M2 | |
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |
| Date: | Friday, January 20, 2017 | Sheet 20 of 55 |




POWER ON STRAPPING PIN FOR NCT6793/6795

| PIN | 6793/6795 NAME | Circuit NAME | 0 | 1 | Strap Point |
|-----|--|---------------------------------|----------------------------------|----------------------------------|--------------------|
| 9 | UARTA_P80_EN | RTSB# | DISABLE UARTA80 | ENABLE UARTA80 | LRESET |
| 10 | UARTB_P80_EN | DTRB# | DISABLE UARTB80 | ENABLE UARTB80 | LRESET |
| 12 | TEST1MODE_EN | TEST1MODE | DISABLE TEST1MODE | ENABLE TEST1MODE | LRESET |
| 15 | 6793 test point 6795 DDR4_EN | 6793 test point 6795 DDR4_EN | 6793 NA 6795 Disable | 6793 NA 6795 Enable | |
| 27 | 6793 DDR4_EN 6795 ESPI_EN | A20GATE | 6793 Disable 6795 Disable | 6793 Enable 6795 Enable | |
| 31 | 2E_4E_SEL | RTSA# | I/O ADDRESS 2E | I/O ADDRESS 4E | LRESET |
| 32 | 6793 TESTMOD2_EN 6795 FANOUT_DEF_EN | DTRA# | 6793 disable 6795 default 50% | 6793 Enable 6795 default 100% | INTERNAL PWROK |
| 34 | P80_EN | SOUTA | ENABLE Non_PORT80 | ENABLE PORT80 | LRESET |
| 69 | DSW_EN | DSW_EN | DISABLE INTEL DSW | ENABLE INTEL DSW | INTERNAL RSMRST |
| 96 | AMDPWR_EN | AMDPWR_EN | DISABLE AMD PWR SEQ | ENABLE AMD PWR SEQ | INTERNAL RSMRST |
| 103 | TESTMODE_EN | WDT# | DISABLE TESTMODE | ENABLE TESTMODE | INTERNAL RSMRST |


Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO



| Co-Lay NCT6795 | 0=Disable | 1=Enable |
|------------------------|-----------|----------|
| (PIN9) (RTSB#) 80_ENA | 0=Disable | 1=Enable |
| (PIN10) (DTRB#) 80_ENB | 0=Disable | 1=Enable |
| (PIN32) (DTRA#) FANOUT | 0=50% | 1=100% |
| (PIN12) TEST_MODE_EN1 | 0=Disable | 1=Enable |
| (PIN103) TEST_MODE_EN0 | 0=Disable | 1=Enable |
| (PIN27) ESPI_EN0 | 0=LPC | 1=ESPI |
| (PIN15) DDR4_EN | 0=Disable | 1=Enable |



| Color | SIO_LED_R | SIO_LED_G | SIO_LED_B |
|-------|-----------|-----------|-----------|
| RED | 1 | 0 | 0 |
| GREEN | 0 | 1 | 0 |
| BLUE | 0 | 0 | 1 |
| WHITE | 1 | 1 | 1 |



MSI
Link to our Factory

MICRO-START INTL CO.,LTD.


Title: **SIO NCT5565**

Size: **MS-7A39**

Date: Friday, January 20, 2017

Sheet 21 of 55



HW Monitor - Voltage



Inform BIOS disable VIN2 with Power Fault





COM PORT





Thermal Monitor


For CPU Under Socket




For System Close to SIO



CPU RST





PROM RESET




Co-lay FCH Reset for meet FCH sequence. See 55553.

PARALLAL PORT




| | | | |
|--------|-----------------|--------------------------|----------------|
| Title | | SIO NCT6793D | |
| Size | Document Number | MS-7A39 | |
| Custom | Date: | Friday, January 20, 2017 | Sheet 22 of 55 |
| Rev | 1.0 | | |


<https://vinafix.com>

| | | |
|---|---------------------------|------------------------------|
|  MSI <i>Link to the Future</i> | | |
| MICRO-START INTL CO.,LTD. | | |
| Title | | |
| Manual parts | | |
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |
| Date: | Tuesday, January 03, 2017 | Sheet 23 of 55 |

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE
 2.GPIO バイオスち伝 PWM/DC MODE





Resever For FIX DC or PWM MODE USE By PM SPEC




GPIO Control

| | MODE (PIN7) |
|-------------------|----------------|
| PWM MODE | HIGH |
| DC MODE | LOW |
| Default AUTO MODE | GPI (Floating) |

Internall pull up 1.65V





Resever For FIX DC or PWM MODE USE By PM SPEC




GPIO Control

| | MODE (PIN7) |
|-------------------|----------------|
| PWM MODE | HIGH |
| DC MODE | LOW |
| Default AUTO MODE | GPI (Floating) |

Internall pull up 1.65V




Resever For FIX DC or PWM MODE USE By PM SPEC



GPIO Control

| | MODE (PIN7) |
|-------------------|----------------|
| PWM MODE | HIGH |
| DC MODE | LOW |
| Default AUTO MODE | GPI (Floating) |

Internall pull up 1.65V







MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.

Title: CPU FAN Control

| | | |
|--------|---------------------------|-----|
| Size | Document Number | Rev |
| Custom | MS-7A39 teknisi indonesia | 1.0 |

Date: Friday, January 20, 2017 Sheet 24 of 55

RTL8111G/RTL8111H Giga LAN








8111G POWER Consumption

| | 3.3V @ mA | mW |
|-----------------|-------------|-------------|
| 10 M Idle/TxRx | 17.15/116.7 | 56.6/385.1 |
| 100 M Idle/TxRx | 71.45/129.5 | 235.8/427.4 |
| Giga Idle/TxRx | 179.1/243.9 | 591/804.9 |
| ALDPS | 6.41 | 21.15 |

8111H POWER Consumption

| | 3.3V @ mA | mW |
|-----------------|--------------|---------------|
| 10 M Idle/TxRx | 9.9/84.69 | 32.67/279.48 |
| 100 M Idle/TxRx | 48.11/92.44 | 158.76/305.05 |
| Giga Idle/TxRx | 124.5/177.57 | 410.85/585.98 |
| ALDPS | 5.50 | 18.15 |

Pin33: 4 via from top layer to GND layer and make the via at the center of IC.



MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **LAN-RTL8111H**


Size: Custom
Document Number: **MS-7A39**

Date: Friday, January 20, 2017 Sheet 25 of 55

Rev: **1.0**


Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)






Digital

Analog









厂代 LED





USB3.1 GEN1









VR Sloution U2 redriver

<https://vinafix.com>




LAN+USB






Front USB2.0



Front USB3.1 GEN1

<https://vinafix.com>



USB3.0
DUG-06A050C-A68 Main
DUG-05A0300-I14 AVL




USB2.0
DUG-0200529-A68 Main
DUG-0100619-I05 AVL

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **USB Front Side**






| | | |
|--------|--------------------------|----------------|
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |
| Date: | Friday, January 20, 2017 | Sheet 31 of 55 |

SATA Connector










DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




2016.01.11 Dual MOS change to single MOS, reduce CM noise by EMI Suggestion



Note:

If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining



IT6516BFX_CX


| | | |
|-------------------------------|------|------------------------------------|
| System Status | GPIO | IT6516b's HPD |
| Legacy Mode (VBIOS) /DOS M0de | HIGH | Force HIGH |
| Windows /UEFI Mode (GOP) | LOW | Depend on VGA device's plug/unplug |

change power net (0301)

change power net (0301)




add D-sub function 0225




change power net (0301)




remove 3.3V-to-5V level shifter (0301)



20160525




20160525





100 ohm change to 22 ohm (0301)

Vendor suggest 22ohm for better I2C quality




HDMI CONNECTOR


For HDMI 1.4




AUX Level Shifter




HPD Circuit



Connector Power





Connector




Vinafix.com



For EMI




SVDIMM FOR DDR




5VDUAL For 3VSB CPU 1.8V VDDP



SIO_3VA




3VSB cost down



3VSB cost down

3.3V@1.4959A
 1.05V@0.05A
 VDDBT_RTC_G@4.5uA
 FCH@0.07A
 CPU@0.25A
 PCIE*3 @1.125A
 USB TYPE-C @0.9mA



| | | |
|--|---------------------------------|-----------------|
| | | |
| MICRO-START INT'L CO.,LTD. | | |
| Title: ACPI uPI-5VDIMM&3VSB | | |
| Size: Custom | Document Number: MS-7A39 | Rev: 1.0 |
| Date: Friday, January 20, 2017 | Sheet: 36 | of 55 |


FOR Promontory 1.05V_S0

1.05V
 S0:5.5A
 S5:0.05A

support OV=>NB685
 not support OV=> NB681


IMAX 10A
 ILIMIT=10A~12A
 IOC=ILIMIT+40%*IMAX/2=12A~14A.
 0.7776uH ≤ L ≤ 1.1664uH

F: 500K




FOR Promontory 1.05V_S5

0.05A



Promontory-2.5V

2.5V; 900mA





MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **Promontory-NB685GQ-1.05V/GS7133-2.5V**

| | | |
|--------|-----------------|-----|
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |

Date: Friday, January 20, 2017 Sheet 37 of 55

2DIMM :1.12A FOR DDR VPP2.5V



DDR4_1.2V 15.5A+4.75A+0.6A=20.85A
15.5A FOR CPU
4.75A FOR 2DIMM
0.3*2=0.6A FOR DDR VTT
OCP = 7.925A*1.5=11.8875A
Current limit= 110K(R178)*5uA/10/4mohm)=33A

$$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$$

$$VCCDDR:$$

$$D = V_{out}/V_{in} = 1.2/5 = 0.24$$





$$N = \text{Phase number} = 1$$

$$= 20.85A * \sqrt{0.24 - 0.0576}$$

$$= 5.21A$$



| VID | Reference Voltage (V) |
|-----|-----------------------|
| H | 0.675 |
| L | 0.75 |

OCP:27.5A
I_{max}: 20.85A




By layout modify



<https://www.yanafix.com>
I32-8231A0C-R11



UPI VOLTAGE CONSOLE
0x26 : RH=18K, RL=13K



MAX: 20.85A
1.2V



FOR CPU 1.8V S5

0.5A



FOR VCCP_SOC_S5

0.9A


FOR CPU 1.8V S0

2.0A


$0.5A + 2.0A + 0.9A = 3.4A$



<https://vinafix.com>




DDR_PWRGD --> CPU_VDDP_EN
DDR_PWRGD --> CPU_1P8



$I_{limit} = (1/R_{limit}) * S, S = 80000, \text{ when } V_{IN} = 1.8V$
 $= (1/16) * 80000 = 5.0375A$
 $T_{ss} = (1/3) * ((V_{out} * C_{ss}) / I_{ss}), I_{ss} = 9\mu A$
 $T_{ss} = (1/3) * ((1.8 * 15n) / 9\mu A) = 1ms$

CPU_VDDP_S0

1.05V/0.9
S0:8.5A



AM4_CPU_SEL
0:Type 0/1 1.05V
1:Type 2/3 0.9V

PM_GPIO_R9
1:Type 0/1 1.05V
0:Type 2/3 0.9V

Q86 NN-2N7002DW

Q82 NN-2N7002DW

Q95 NN-2N7002DW

| CPU | TYPE | TYPE1_CPU_SEL | TYPE0_CPU_SEL |
|-------|------|---------------|---------------|
| BR | 0 | 0 | 1 |
| NA | X | 0 | 0 |
| SR | 2 | 1 | 1 |
| RV/ZP | 3 | 1 | 0 |

CPU VDDP NOT SUPPORT TYPE2


<https://vinafix.com>

$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$

$$= 11.1 * 0.8 * 0.282566$$


$$= 3.46A$$

OCPSSET:min 5Kohm
OCP
=(R475*10uA)/DCR
=(5.1k*10uA)/3.3m
=15.45A



CPU_VDDP_S5

VDDP_S5 1.05V/0.9
S5:1A



Q95 NN-2N7002DW

AM4_CPU_SEL
0:Type 0/1
1:Type 2/3

R488//R464=1.3139K, Vout=1.056V
R488=8.06K, Vout=0.9V

MSI
Link to the Future

MICRO-START INT'L CO.,LTD.

Title: **CPU Power VDDP-RT8125E**


Size: Custom
Document Number: **MS-7A39**

Date: Friday, January 20, 2017

Sheet 41 of 55

Rev **1.0**

VRM_Enable circuit



TYPE0_CPU_SEL:
1:TYPE 0
0:TYPE 2

CPU_VDDP_EN:
0:TYPE 2
1:TYPE 0

Q93 NN-2N7002DW


6.41 TYPE0_CPU_SEL >> G2 D2
VDDP_SEL1

6.30,41,46 TYPE1_CPU_SEL >> G1 S2 VDDP_SEL1

| CPU | TYPE | TYPE1_CPU_SEL | TYPE0_CPU_SEL |
|-------|------|---------------|---------------|
| BR | 0 | 0 | 1 |
| NA | X | 0 | 0 |
| SR | 2 | 1 | 1 |
| RV/ZP | 3 | 1 | 0 |


CPU VDDP NOT SUPPORT TYPE2

ALL POWER GOOD MUX








When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K. If you're buffer use 3.3V_S5 and you don't need PD.

S0 PG
S5 PG





Note:VID Override Circuit

| BOOT VOLTAGE | | Prs | PWROK | Metal | VID |
|--------------|-----|-----|-------|-------|-----|
| SVC | SVD | | | | |
| 0 | 0 | 1.1 | | | |
| 0 | 1 | 1.0 | | | |
| 1 | 0 | 0.9 | | | |
| 1 | 1 | 0.8 | | | |





VR_HOT# pull low when T>110
 VR_HOT# pull high when T drop to 90
 Choose VRHOT_LOW=51*VCC and VRHOT_HYS=58*VCC



SET1 control ICCMAX,OCP setting
 SET2 control Internal compensation

VCORE IccMAX: 125A =>OCP=>140A
 VCC_NB IccMAX: 75A =>OCP=> 95A

Vinafix.com



MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **CPU Power RT8894 3+2 Phase**

Size: **MS-7A39**




Document Number: **MS-7A39**

Date: **Friday, January 20, 2017**



Sheet: **43** of **55**

Rev: **1.0**



VCORE 95W TDC:80A EDC:125A
 VCORE 65W TDC:65A EDC:95A



VCCP_NB 95W TDC:50A EDC:75A
 VCCP_NB 65W TDC:50A EDC:75A



<https://vinafix.com>




FOR VCCP_SOC_S5
0.9A

TYPE0 Only

S5_MUX_CTRL
HIGH: S0
LOW: S3/S5

H: +VDDCR_FCH ALW will track VDDNB
L: If VDDCR_SOC < 0.775V (OR 0.85V), VDDCR_SOC_S5 = 0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V), VDDCR_SOC_S5 will track VDDCR_NB


(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0



| CPU | TYPE | TYPE1_CPU_SEL | TYPE0_CPU_SEL |
|-------|------|---------------|---------------|
| BR | 0 | 0 | 1 |
| NA | X | 0 | 0 |
| SR | 2 | 1 | 1 |
| RV/ZP | 3 | 1 | 0 |

CPU VCCP_NB_S5 ONLY SUPPORT TYPE0

Over Voltage Control IC



UPI VOLTAGE CONSOLE

| ADDRESS | 0x2A | 0x28 | 0x26 | 0x24 | 0x22 | 0x20 |
|-----------|------|------|------|------|------|------|
| RH (KOhm) | OPEN | 3.9 | 3 | 2.2 | 1.3 | 10 |
| RL (KOhm) | 10 | 1.3 | 2.3 | 3 | 3.9 | OPEN |
| BUS_SEL | 0% | 25% | 40% | 60% | 75% | 100% |

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **CPU Power NB Switch / NCT3933 UV**




Size: Custom
Document Number: **MS-7A39**
Rev: **1.0**

Date: Friday, January 20, 2017 Sheet 46 of 55

uP6273 CURRENT SENSE

VCORE EDC MAC 125A

NB EDC MAX75A




CPU POWER CONNECTOR

<https://vinafix.com>

uP6273 CURRENT SENSE

VCORE EDC MAC 125A

NB EDC MAX75A





$$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$$




CORE:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 3$
 $= 125A * \sqrt{0.0388 - 0.0136}$
 $= 19.8A$

NB:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 2$
 $= 75A * \sqrt{0.0583 - 0.0136}$
 $= 15.8A$


| | | |
|-----------------------------------|--------------------------|----------------|
| MICRO-START INT'L CO.,LTD. | | |
| Title uP6273 CURRENT SENSE | | |
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |
| Date: | Friday, January 20, 2017 | Sheet 47 of 55 |



<https://vinafix.com>



FCH LED Place under Heat-sink




LED
 : DOC-040S600-E07
 > : DOC-040S300-E07

MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.


Title: **ATX/Front Panel**

| | | |
|--------|--------------------------|----------------|
| Size | Document Number | Rev |
| Custom | MS-7A39 | 1.0 |
| Date: | Friday, January 20, 2017 | Sheet 48 of 55 |

LED Control by SIO




EZ Debug LED




| LED | GPIO | GPIO97 | GPIO98 | GPIO99 | GPIO100 |
|-----|------|---------------|-------------------------|-------------------------|-------------------------|
| 猛 | | GPI PULL HIGH | GPO PO LOW | GPO PO LOW | GPO PO LOW |
| 防威 | | GPO LOW | GPO HIGH (default HIGH) | GPO HIGH (default HIGH) | GPO HIGH (default HIGH) |

2016.07.06 Use TPS25944L




Vinafix.com

DDR LED REMOVE





PCI Express LED Control remove




| LED | x16 | x8 | x4 |
|-------|-----|-------|-------|
| PCIE2 | Red | White | White |

AM4 APU Detect LED Circuit



Bottom LED



MSI
Link to the Future
MICRO-START INT'L CO.,LTD.



Title: **ALL LED Control**

Size: Custom
Document Number: **MS-7A39**

Date: Friday, January 20, 2017
Sheet 49 of 55


Rev: **1.0**

HEAT SINK




E31-0504740-K08

CPU Socket



RETENTION MODULE


Simulation



MANUAL PART

- HDMI_LA1
Y01-RHDM103-000
- SSE_LA1
Y02-MA00101-SSE
- XSP_LA1
Y02-MA00401-XSP
- CFOS_LA1
Y02-MU00170-CFO
- MKT2
G51-M1SPK3T-Q13
- MKT1
G51-M1SPK3T-Q13






BIOS_LABEL
G51-M1SPXXX-A09



7A36-0A
PK0-07A360A-E48, 腳 吹 鄰 紅 (MSIS)
PK0-07A360A-G37, 弘 8- 號 , 腳 吹 鄰 紅 (MSIS)

<https://vinafix.com>

Optics Orientation Holes



| OPT | Configure | BOM | Function |
|-----|-----------|--------------|----------|
| | | 601-7A36-A01 | XXXX |

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **BOM OPTION**

Size: Custom Document Number: **MS-7A39** Rev: **1.0**

Date: Friday, January 20, 2017 Sheet 50 of 55

