

# First International Computer, Inc

## Portable Computer Group HW Department

Board name : MotherBoard Schematic

Project : **MR056B**

Version : 0.1

Initial Date : May. 04 , 2007

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by: AVERY

Drawing by : Jason Hsu

Total confirm by:

LAN Circuit check by:

Audio Circuit check by:

		First International Computer, Inc. FIC NO. 20110101010101010101 116 Taipei, Taiwan, ROC 886-2-8751-8751
		<b>Confidential</b>
Doc No:	MR056B	
Rev:	0	Rev: 0.1
Title:		
Date:	Wednesday, June 04, 2008	Page: 1 of 35

# 1. Schematic Page Description :

## MR056B Schematic Ver:0.1

- |                               |                             |                                     |
|-------------------------------|-----------------------------|-------------------------------------|
| 1. Title                      | 21. ICH8M CPU/IDE/SATA(2/4) | 41. Screw Hole                      |
| 2. Schematic Page Description | 22. ICH8M GPIO(3/4)         | 42. Blank                           |
| 3. Block Diagram              | 23. ICH8M Power/GND(4/4)    | 43. PMX                             |
| 4. Annotations                | 24. LCD CNN                 | 44. Power Block Diagram*            |
| 5. Schematic Modify           | 25. CRT Port                | 45. CPU Core Power                  |
| 6. Timing Diagram             | 26. SPI Rom / Reset         | 46. ACIN / BATIN / ADPOUT1          |
| 7. DDRII Layout Guideline     | 27. HDD / ODD CNN           | 47. Charger / DCIN                  |
| 8. Merom Processor(1/2)       | 28. USB CNN                 | 48. 3/5VDDA/M , PMU3/5V             |
| 9. Merom Processor(2/2)       | 29. INT K/B / GP / SW CNN   | 49. 1.5VDDM / 1.2VDDM               |
| 10. CPU Thermal               | 30. DIP SW / LED / LID      | 50. 1.8VDDS/0.9VDDM/1.05V           |
| 11. GM965 Host(1/6)           | 31. PCIE GIGA LAN 88E8055   | 51. VDDCORE*                        |
| 12. GM965 DMI/Graph(2/6)      | 32. Transformer             | 52. MR055 Audio Board*(PA354)       |
| 13. GM965 DDR2(3/6)           | 33. PCIE Mini Card/ W-LAN   | 53. MR055 switch Xfer board* (GT2W) |
| 14. GM965 Power(4/6)          | 34. Robson / UMTS           |                                     |
| 15. GM965 Power(5/6)          | 35. New Card                |                                     |
| 16. GM965 Ground(6/6)         | 36. Card Reader             |                                     |
| 17. Clock Generator           | 37. Azalia ALC268GR- Codec  |                                     |
| 18. DDR2 SO-DIMM0             | 38. MAX9789AETJ+            |                                     |
| 19. DDR2 SO-DIMM1             | 39. HP / MIC IN JACK        |                                     |
| 20. ICH8M PCI/PCIE/DMI(1/4)   | 40. MDC CNN                 |                                     |

# 2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI (Wireless LAN)
AD27	X
AD29	Lan (Realtek RTL8101L)


IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	EGP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

PCIINT	CHIP
IRQA	IEEE1394 (VIA VT6311S)
IRQB	LAN (Realtek RTL8101L)
IRQC	X
IRCD	X
IRQE / GPIO2	LAN (Realtek RTL8101L)
IRQE / GPIO3	X
IRQE / GPIO4	PASS0
IRQE / GPIO5	CRISIS

20051228A

REQ	CHIP
REQ0 / GNT0	X
REQ1 / GNT1	LAN (Realtek RTL8101L)
REQ2 / GNT2	X
REQ3 / GNT3	X
REQ4 / GNT4	X

 <b>First International Computer, Inc.</b> <small>5FL, No.300, Yang Guang St, Neihu              114 Taipei, TAIWAN, ROC              (886-2) 8751-8751</small>	
<b>MR056B</b>	
Size: C Date: Wednesday, June 09, 2009	Document Number: Schematic Page Description Rev: 0.1 Sheet: 2 of 33



# 4. Nat name Description :

## Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON
3VDDA	3.3V always on power rail by DCON
3VDDS	3.3V power rail by PSUSC#
5VDDS	5.0V power rail by PSUSC#
3VDDM	3.3V switched power rail by SUSTAT_B#
5VDDM	5.0V switched power rail by SUSTAT_B#
-----	
VCC_CORE	Core Voltage for CPU
1.05VDDM	1.05V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#
1.5VDDM	1.5V power rail for CPU PLL/DMI/PCIE/DDRII DLLs for GMCH/Core/PCIE for ICH7m by SUSTAT_B#
-----	
1.8VDDS	1.8V power rail for DDRII by PSUSC#
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SUSTAT_B#

## Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

## Net Name Suffix

# = Active Low signal

# 5. Board Stack up Description

## PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Stripline Layer(High Speed)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		

**First International Computer, Inc.**  
 P.O. Box 2015, 2015 Louisa St., Fairfax  
 VA 22031, USA  
 (888) 251-6391

**MRO56B**

Size: C Document Number: Annotations: 1 of 1


Date: Wednesday, June 24, 2008 Page: 4 of 35



# 7. power on & off & S3 Sequence :


**Power On Sequencing Timing Diagram**

20060117A - DATA FROM NO.16809




$t_{SFT\_START\_VCC}$	Max = 3 ms
$t_{BOOT}$	Min = 10 us , Max = 100 us
$t_{BOOT-VID-TR}$	Max = 100 us
$t_{CPU\_UP}$	Min = 10 us , Max = 30 us
$t_{Vccp\_UP}$	Min = 10 us , Max = 30 us
$t_{MCH-PWRGD}$	Min = 10 us , Max = 30 us
$t_{CPU\_PWRGD}$	Min = 3 ms , Max = 20 ms


**S3 SUSPEND AND RESUME TIMING**



**BATTERY ONLY POWER ON TIMING**



**IMVP6 Power On Sequencing Timing Diagram**



# 8. Layout Guideline :

## Crestline DDRII Layout Guidelines

### DDRII Signal Groups


#### Group Signal Name

Data	SA_DQ[63..0]#SB_DQ[63..0] SA_DM[7..0]#SB_DM[7..0] SA_DQS[7..0]#SB_DQS[7..0]
Address	SA_MA[13..0]#SB_MA[13..0] SA_CA[9..0]#SB_CA[9..0] SA_CAS#/SB_CAS# SA_WE#/SB_WE#
Control	SM_CS[3..0] SM_CKE[3..0] SM_ODT[3..0]
Clock	SM_CLK[3..0] SM_CAS[3..0]
Feedback	SA_RCVENOUT#/#SB_RCVENOUT# SA_RCVENIN#/#SB_RCVENIN#

#### Length Matching and Length Formulas

Signal Group	Minimum Length	Maximum Length
Control-to-Clock	Clock - 1.0"	Clock - 0.0"
Command-to-Clock	Clock - 1.0"	Clock + 1.0"
Strobe-to-Clock	Clock - 0.5"	Clock + 1.0"
Data-to-Strobe	Strobe - 220mils	Strobe - 180mils

### CLK group : SM\_CLK[3..0], SM\_CAS[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Nominal Trace Width	Inner Layer : 7 mils Outer Layer : 8 mils
Nominal CK to CK# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Spacing to Other DDR2	Inner Layer : 10 mils Outer Layer : 10 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	1000 mils +/- 250 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils
Maximim Via Count	2 (Per side)
CK to SCK# Length Matching (Total Length)	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 30mils Match Channel A clocks to X1 +/- 30mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakout length is 200 mils

### Feedback group :

SA\_RCVENIN#/#SA\_RCVENOUT#/#SB\_RCVENIN#/#SB\_RCVENOUT#


These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.

### Control group : SM\_CKE[3..0], SM\_CS[3..0], SM\_ODT[3..0]




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK# Length Matching (Total Length including package)	(CLK-1.0") +/- CTRL +/- (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

### Command group : SA\_MA[13..0], SB\_MA[13..0], SA\_BSE[2..0], SB\_BSE[2..0], SA\_RAS#, SB\_RAS#, SA\_CAS#, SB\_CAS#, SA\_WE#, SB\_WE#




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 6 mils Outer Layer : 7 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK# Length Matching (Total Length including package)	(CLK-1.0") +/- CMD +/- (CLK-1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

### Data group : SA\_DQ[63..0], SB\_DQ[63..0], SA\_DM[7..0], SB\_DM[7..0]



Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to DQS (SQSQ - 200mils) +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

### Data Strobe group : SA\_DQS[7..0], SA\_DQS[7..0]#, SB\_DQS[7..0], SB\_DQS[7..0]#



Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching (Total Length including package)	Match total length to within 5 mils
Clock to Clock Length Match (Total Length including package)	(CLK-0.5") +/- DQS +/- (CLK-1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakout length is 200 mils






**First International Computer, Inc.**  
 114 North Tarrant, P.O. Box 100  
 114 North Tarrant, P.O. Box 100  
 (886-2) 875-8750

**MRO56B**

Document Number  
**DDRII Layout Guideline**

Rev. 01

VCCP=1.05VDDM




Transmission Line	L1	L2	Rtt
Microstrip	0.5" - 12"	0" - 3.0"	56 +/- 5%
Strip-line	0.5" - 12"	0" - 3.0"	56 +/- 5%


Transmission Line	L1	L2	L3	L4	Rtt
Micro-strip	0.5" - 12"	0.5" - 6.5"	0" - 3.0"	0" - 3.0"	75 +/- 5%
Strip-line	0.5" - 6.5"	0.5" - 6.5"	0" - 3.0"	0" - 3.0"	75 +/- 5%

Transmission Line	L1	Rtt
Micro-strip	0.5" - 12"	56 +/- 5%
Strip-line	0.5" - 12"	56 +/- 5%

Transmission Line	L1	Rtt
Micro-strip	0.5" - 12"	56 +/- 5%
Strip-line	1" - 6"	56 +/- 5%



Processor ITP Signal Default Strapping When ITP-XDP & ITP720FLEX Debug Port Not Used.



Signal	Resistor Value	Connect To	Resistor Placement
TOI	54.9 OHM +/- 5%	VCCP	Within 2.0" of the CPU
TMS	54.9 OHM +/- 5%	VCCP	Within 2.0" of the CPU
TRST#	649 OHM +/- 5%	GND	Within 2.0" of the CPU
TCK	54.9 OHM +/- 5%	GND	Within 2.0" of the CPU
TDO	OPEN	NC	N/A

FSB Common Clock Signal Layout Guide :

Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line(In. Layer)	1.0 - 6.5 inch	55 +/- 15%	4 & 8 mils
Micro-strip(Ext. Layer)	1.0 - 6.5 inch	55 +/- 15%	5 & 10 mils

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

Signal Name	Signal Matching	Strobes associated with the group	Strobe-to-Strobe Complement Matching	
DATA#(15..0)	DINV#	+/- 100 mils	DSTBP#0, DSTBN#0	+/- 25 mils
DATA#(16..31)	DINV#	+/- 100 mils	DSTBP#1, DSTBN#1	+/- 25 mils
DATA#(32..63)	DINV#	+/- 100 mils	DSTBP#2, DSTBN#2	+/- 25 mils
DATA#(64..127)	DINV#	+/- 100 mils	DSTBP#3, DSTBN#3	+/- 25 mils

FSB Source Synchronous Data Signal Routing Topology#1 :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)	Strobe-to-strobe	Strobe-to-Data
DINV#(3..0)	Strip-line	0.5 - 5.5 inch	55 +/- 15%	4 & 8 mils	4 & 8 mils	N/A
DATA#(63..0)	Strip-line	0.5 - 5.5 inch	55 +/- 15%	4 & 8 mils	4 & 8 mils	N/A
DSTBN#(3..0)	Strip-line	0.5 - 5.5 inch	55 +/- 15%	4 & 8 mils	4 & 12 mils	4 & 12 mils
DSTBP#(3..0)	Strip-line	0.5 - 5.5 inch	55 +/- 15%	4 & 8 mils	4 & 12 mils	4 & 12 mils


FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

Signal Name	Signal Matching	Strobes associated with the group	Strobe to Assoc. Address Signal Matching
ADR#(31..3)	REQ#(4..0)	+/- 200 mils	ADSTB#0
ADR#(31..17)	REQ#(4..0)	+/- 200 mils	ADSTB#1

\*\*\* No length matching requirements exist between ADSTB#0 and ADSTB#1

FSB Source Synchronous Address Signal Routing :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
Address#(31..3)	Strip-line	0.5 - 6.5 inch	55 +/- 15%	4 & 8 mils
REQ#(4..0)	Strip-line	0.5 - 6.5 inch	55 +/- 15%	4 & 8 mils
ADSTB#(1..0)	Strip-line	0.5 - 6.5 inch	55 +/- 15%	4 & 8 mils



Z0=50ohm, 0.5" max for GTLREF. Space any other switch signals away from GTLREF with a minimum of 25mils. Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals


Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.  
Comp1,3 connect with Zo=50ohm, make trace length shorter than 0.5" and width is 5mils

H\_PWRGD rise time : Max: 15ns


Make CT close to the CPU\_TEST4 pin. Make sure CPU\_TEST4 routing is reference to GND and away from other noisy signals.

**First International Computer, Inc.**  
 190-2015, 6100 Louisa St., Fairfax, VA 22031  
 116 JAMES LANE, ROCKVILLE, MD 20850  
 (888) 275-4351

File: **MRO56B**  
 Title: **Document Number**  
 Date: **Wednesday, June 23, 2010** 10:42 AM  
 Page: **6** of **55**



Route VCCSENSE and VSSSENSE traces at 27.4 ohms with 50mil spacing. Place PU and PD within 1 inch of CPU




**First International Computer, Inc.**  
 5FL, No. 300, Yang Guang St., Neihu  
 114 Taipei, TAIWAN, ROC  
 (886-2) 8751-8751



File: **MR056B**

Size: A10	Document Number:	Rev: 0.1
Yonah Processor (Z2)		
Date: Wednesday, June 24, 2009	Sheet: 9	of 33

hotmail.com  
 xexint@hotmail.com



## THERMAL SENSOR



(20,21,22,23,24,26,30,31,33,34,36,40,43,46,48,49,50) 5VDDA ○ ○ 5VDDA  
 (12,15,17,18,19,20,22,23,24,25,26,27,28,30,31,33,34,35,37,43,45,48,49,50,51) 5VDDM ○ ○ 5VDDM  
 (23,25,27,29,30,36,38,39,48) 5VDDM ○ ○ 5VDDM

**First International Computer, Inc.**  
 P.O. Box 2011, 10100 County Rd. 201  
 114 Fairfax, VA 22030, U.S.A.  
 (888) 287-8181


**MR056B**  
 CPU Thermal

Rev. 0.1










- (8,9,11,15,17,21,23,30,31) VGA\_VDD
- (8,8,11,15,17,21,23,30,31) 1.05VDDM
- (8,9,10,20,21,22,33,34,35,46) 1.5VDDM
- (12,15,18,19,30) 1.8VDDOS

**First International Computer, ac.**  
 SFL 300-300 Yang Gwang St. 44949  
 114 (SIP) TABANAN, BCL

**Confidential**

**MR056B**  
 Crestline Power (4/8)  
 0.1



1.25VDDM  
20mils

10.1uF caps in 1.5VDDM\_xPLL need to be located as edge caps within 200mils  
Via=80mA / 10mils

Caps used in 1.5VDDM\_TVDDAC and 1.5VDDM\_QTVDDAC should be within 250mils of edge

Caps used in 2.5VDDM\_CRTDAC should be within 250mils of edge


- (8,9,11,14,17,21,23,50,51) 1.05VDDM
- (12,17,23,49) 1.25VDDM\_PEG
- (9,14,20,21,23,33,34,35,49) 1.25VDDM
- (12,14,18,19,50) 1.5VDDM
- (10,12,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,35,37,43,45,48,49,50,51) 1.8VDD5
- 3VDDM

**First International Computer, Inc.**  
 5FL 3RD 3RD Yang Gwang St. 449th  
 114 TAIPEI, TAIWAN, R.O.C.  
**Confidential**

Part: **MR056B**  
 Title: **Crestline Power (5/8)**  
 Date: 2008.02.27  
 Rev: 05 of 33

hexaint@hotmail.com





FSC	FSB	FSA	Host Clock
CPU_BSEL2	CPU_BSEL1	CPU_BSEL0	Frequency MHzs
0	1	1	166
0	1	0	200

SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
0	0	0	0	DOWN	0.8
0	0	0	1	DOWN	1.0
0	0	1	0	DOWN	1.25
0	0	1	1	DOWN	1.5
0	1	0	0	DOWN	1.75
0	1	0	1	DOWN	2.0
0	1	1	0	DOWN	2.5
0	1	1	1	DOWN	3.0

SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
1	0	0	0	Center	+/- 0.3
1	0	0	1	Center	+/- 0.4
1	0	1	0	Center	+/- 0.5
1	0	1	1	Center	+/- 0.6
1	1	0	0	Center	+/- 0.8
1	1	0	1	Center	+/- 1.0
1	1	1	0	Center	+/- 1.25
1	1	1	1	Center	+/- 1.5

(8,9,11,14,15,21,23,50,51) 1.05VDDOM ○ → 1.05VDDOM  
 (12,15,23,49) 1.25VDDOM ○ → 1.25VDDOM  
 (10,12,15,18,19,20,22,24,26,28,27,29,30,31,33,34,36,37,43,45,48,50,51) 3VDDOM ○ → 3VDDOM

First International Computer, Inc.  
 9F, NO. 380, Yang Guang St., Neihu  
 114, TAIPEI, TAIWAN, R.O.C.  
 (886-2)8751-8751

**MR056B**  
 Document Number  
**Clock Generator IC IC98LP505-1**  
 Rev 0.1



WSPower.com 04-2008 Page 17 of 33

hotmail.com

# SO-DIMMO

Place one cap close to every 2 pullup resistors terminated to 0.9VDDT\_DDR1

Note:  
 SO-DIMMO SFD Address is 0xA0  
 SO-DIMMO TS Address is 0x30



- (10, 12, 15, 17, 19, 20, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35, 37, 43, 45, 46, 49, 50, 51) 0VDDM
- (12, 19, 50) DDR\_VREF0
- (12, 14, 15, 19, 50) 1.8VDDCS
- (19, 50) DDR\_0.9VDDM


**First International Computer, Inc.**  
 P.O. Box 2015, 4015 Coakley Rd., Dallas, TX 75248  
 114 Farley, Tarrant County, TX 75042  
 (886-2) 875-4351

Part: **MR056B**  
 Document Number: **DDR2 SDRAM SO-DIMMO**

Rev: 0.1

# SO-DIMM1

Place one cap close to every 2 pullup resistors terminated to 0.9VD0T\_DDR1



- Legend for signal types:
- (10, 12, 15, 17, 18, 20, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35, 37, 43, 45, 46, 48, 50, 51) 3VDDM
  - (12, 15, 18, 50) DDR\_VREF
  - (12, 14, 15, 18, 50) 1.8VDDCS
  - (18, 50) DDR\_0.9VD0M
- Other signal routing rules:
- Other signal: 20mil
  - M\_VREF: 20mil
  - Other signal: 20mil
- Capacitor and Resistor values:
- C396: 0.1uF 10V 10% SMT0402XPR LR
  - C397: 0.1uF 10V 10% SMT0402XPR LR
  - C398: 2.2uF 0.3V 80-20% SMT0603 Y5V LR(NU)
  - C400: 0.1uF 10V 10% SMT0402XPR LR
  - C401: 0.1uF 10V 10% SMT0402XPR LR
  - C402: 0.1uF 10V 10% SMT0402XPR LR
  - C403: 0.1uF 10V 10% SMT0402XPR LR
  - C404: 0.1uF 10V 10% SMT0402XPR LR
  - C405: 0.1uF 10V 10% SMT0402XPR LR
  - C406: 0.1uF 10V 10% SMT0402XPR LR
  - C407: 0.1uF 10V 10% SMT0402XPR LR
  - C408: 0.1uF 10V 10% SMT0402XPR LR
  - C409: 0.1uF 10V 10% SMT0402XPR LR
  - C410: 0.1uF 10V 10% SMT0402XPR LR
  - C411: 0.1uF 10V 10% SMT0402XPR LR
  - C412: 0.1uF 10V 10% SMT0402XPR LR
  - C413: 0.1uF 10V 10% SMT0402XPR LR
  - C414: 0.1uF 10V 10% SMT0402XPR LR
  - R484: 10k 5% 1/8W SMT0402 LR
  - R485: 10k 5% 1/8W SMT0402 LR
  - R486: 10k 5% 1/8W SMT0402 LR
  - R487: 10k 5% 1/8W SMT0402 LR
  - R488: 10k 5% 1/8W SMT0402 LR
  - R489: 10k 5% 1/8W SMT0402 LR
  - R490: 10k 5% 1/8W SMT0402 LR
  - R491: 10k 5% 1/8W SMT0402 LR
  - R492: 10k 5% 1/8W SMT0402 LR
  - R493: 10k 5% 1/8W SMT0402 LR
  - R494: 10k 5% 1/8W SMT0402 LR
  - R495: 10k 5% 1/8W SMT0402 LR
  - R496: 10k 5% 1/8W SMT0402 LR
  - R497: 10k 5% 1/8W SMT0402 LR
  - R498: 10k 5% 1/8W SMT0402 LR
  - R499: 10k 5% 1/8W SMT0402 LR
  - R500: 10k 5% 1/8W SMT0402 LR
  - R501: 10k 5% 1/8W SMT0402 LR
  - R502: 10k 5% 1/8W SMT0402 LR
  - R503: 10k 5% 1/8W SMT0402 LR
  - R504: 10k 5% 1/8W SMT0402 LR
  - R505: 10k 5% 1/8W SMT0402 LR
  - R506: 10k 5% 1/8W SMT0402 LR
  - R507: 10k 5% 1/8W SMT0402 LR
  - R508: 10k 5% 1/8W SMT0402 LR
  - R509: 10k 5% 1/8W SMT0402 LR
  - R510: 10k 5% 1/8W SMT0402 LR
  - R511: 10k 5% 1/8W SMT0402 LR
  - R512: 10k 5% 1/8W SMT0402 LR

First International Computer, Inc.  
 P.O. Box 20210, Dallas, TX 75220  
 114 North, Lombard, TX 75048  
 (886-2) 875-4350


MR056B  
 Document Number  
 DDR2 SDRAM SO-DIMM1

Rev. 01



hexaim@notmail.com

PCIE AC coupling caps need to be within 250mils of the driver

SB ICR8M : 05-23800-01 (REV. B1)



### PCI Pull up



Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPIC (Default)

A16 swap override Strap	
PCI_GNT#3	Low = A16 swap override enabled High = Default
0	Low = A16 swap override enabled High = Default

- (9,14,15,21,23,33,34,35,49) 1.5VDDM
- (10,12,15,17,18,19,22,23,24,26,27,29,30,31,33,34,35,37,43,45,48,49,50,51) 3VDDM
- (10,21,22,23,24,26,36,31,33,34,35,40,43,46,48,49,50) 3VDDA


**First International Computer, Inc.**  
 5/F1, No. 305 Yang Guang St. Neihu  
 114 Taipei, Taiwan, R.O.C.  
 (886-2)751-6751  
**Confidential**

Rev: **MR056B**  
 ICH8M PCI/PCIE/DMI (1/4)  
 Date: 2005.04.29  
 Page: 30 of 33

# RTC Circuit

- RC delay time should be in the range of 18-25ms
- It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

- The ICH8M requires a length less than 1 inch on each branch (from crystal's terminal to RTCx ball)
- Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
- On FR-4, a 5-mils trace has approximately 2pF per inch
- Trace signal coupling must be limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
- Ground guard-plane is highly recommended



ICH8-M internal VR enable strap

	Enable	Disable
INTVSMEN	1(Default)	0

ICH8M SMI000 SLP Strap

Internal VR for VccLAN1_05 and VccCL1_05	Low = Internal VR Disabled	High = Internal VR Enabled (Default)
SMI000_SLP		

- (8,9,11,14,15,17,23,50,51) 1.0VDDOM
- (8,14,15,20,21,33,34,36,40) 1.5VDDOM
- (10,20,22,23,24,26,30,31,33,34,35,40,43,46,48,49,50) 3VDDA
- (23) 3VDDA\_RTC
- (43,46,48) PML3V

**First International Computer, Inc.**  
 274 300,300,300,300,300,300  
 114 SOUTH LAMAR BLVD  
 888-28751-8751

**Confidential**


**MR056B**

Document Number: ICH8M CPU/IDE/SATA (24)

Rev: 0.1

nextair@notmail.com


SUSCLK duty cycle can be between 30% and 70%



Add on 06/05

ACZ\_SPKR No stuff - by default  
 Stuff - For NO reboot

### ICH8-M Pullups



(10,12,15,17,18,19,20,23,24,25,26,27,29,30,31,33,34,35,37,43,45,48,49,50,51) 3VDDM ○ 3VDDM  
 (10,20,21,23,24,26,30,31,33,34,35,40,43,46,48,49,50) 3VDDA ○ 3VDDA

First International Computer, Inc.  
 9F, NO.390, Yang Guang St., Neihu  
 114, TAIPEI, TAIWAN, R.O.C.  
 (886-2)8751-8751

**Confidential**

**MR056B**


File	Document Number	Rev
ICH8M GPIO (34)		0.1
Date	Wednesday, June 04, 2008	Printed: 22 of 33





LAYOUT GUIDE

- 20 mil Other Signal
- 20 mil RED
- 20 mil GREEN
- 20 mil BLUE
- 20 mil Other Signal



- (10,23,27,29,30,36,36,39,48) 3VDDM
- (10,12,15,17,18,19,20,22,23,24,26,27,29,30,31,33,34,35,37,43,45,48,49,50,51) 3VDDM

**First International Computer, Inc.**  
 2/F, No.203, Yang Guang St, Neihu  
 114 TAIPEI, TAIWAN, R.O.C.  
 (886-2)2571-8751

Doc: <b>MR056B</b>	
Rev: C	Doc: DW Port
Date: Wednesday, June 04, 2008	Sheet: 35 of 53

hexaint@hotmail.com



NOTE

SATA differential stripline 20:5:6:5:20  
 SATA differential microstripline 20:6:6:6:20  
 請包GROUND


LAYOUT GUIDE

**SATA Layout Note:**


MS or SL:

20mils	6mils	6mils	20mils	6mils	6mils	20mils	
TX		RX					

\* Zdiff = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.  
 \* TX/RX trace length < 2 inches.  
 \* TX+/- need matching trace ±10 mils length.  
 \* RX+/- need matching trace ±10 mils length.  
 \* SATA Pair to Pair Trace matching trace ±10 mils length.



**CD-ROM CNN**



**IDE Signals**

Signals	MAX Length (Inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDRREQ	8	5	10
IDE_SDRREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET#	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10

**First International Computer, Inc.**  
 5FL NO.30, Yang Guang St, Neihu  
 114 Taipei, TAIWAN, ROC  
 (886-2)8751-8751


**Confidential**

Title	MR056B	Rev	0.1
Size	Document Number		
C	HDD & ODD CNN		
Date	Wednesday, June 04, 2008	Sheet	27 of 33

hexint@hotmail.com






**INT KB CNN**




CON ACES SMT FFC 8502-2502L Lead Free & RoHS  
20-2508-08  
L-20-2508-00

**GLIDE PAD CONNECTOR**




modify on 20080318 to follow XY670 for MSB require

**Power Switch**




**switch board con ID3**

**switch board con ID2**



Micro face is not suitable for FPC board switch board

Stuff



CON 18PIN TRNTR  
ML-20-2503-00


(10, 12, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 30, 31, 33, 34, 35, 37, 43, 45, 46, 48, 49, 50, 51) 5VDDMC ○ ○ 5VDDMC  
(10, 23, 25, 27, 30, 36, 38, 39, 48) 5VDDMC ○ ○ 5VDDMC

**First International Computer, Inc.**  
 174 Fairfax Turnpike, ROC Confidantial  
 (888) 287-8181


File	MR056B
Doc	Document Number
Rev	INT KB / GP / SW CNN
Size	10 of 35

hexaim@hotmail.com


### DIP SWITCH




### LID Switch





### Power indicator




### LED indicator control logic



### Charge indicator



### Wireless indicator




- (43-48) PMUUV ○ — PMUUV
- (10,20,21,22,23,24,26,31,33,34,35,40,43,46,49,50) 3VDDA ○ — 3VDDA
- (23,28,45,48,49,50,51) 3VDDA ○ — 3VDDA
- (10,12,15,17,18,19,20,22,23,24,25,26,27,29,31,33,34,35,37,43,45,48,49,50,51) 3VDDM ○ — 3VDDM
- (10,23,25,27,29,36,38,39,48) 3VDDM ○ — 3VDDM

Confidential

		First International Computer, Inc. 3FL, No. 300, Yang Guang St., Neihu 114 Taipei, TAIWAN, ROC (886-2)8751-8751	
		Title <b>MR056B</b>	Document Number <b>LED / SW CN</b>
Size C	Date Wednesday, June 04, 2008	Sheet 30	of 33

**Xa: PHY use 88E8055**  
**Pa: PHY use 88E8039**

	For 88E8055	For 88E8039
Ra	N.U	Stuff
Rc	4.87K (11-14675-00)	2K (11-14267-00)



- Layout Guide**
1. The Lan Chip should be placed as close as possible to the transfer.
  2. The resistor connected to RST pin should be placed near to the Lan Chip, and away from signal traces (ex: MDIO+/-) and clock signals as far as possible.
  3. The transfer should be placed as close as possible to the RJ45 connector.
  4. The crystal should be placed far away from I/O ports and high frequency signal.
  5. The termination resistors and capacitors should be placed closely to the Lan Chip.
  6. The decoupling capacitors should be placed as close as possible to the power pins, such that the distance from IC power pin to the capacitor is within 200mils.
  7. Traces routed from the Lan Chip to the transfer, and to the RJ45 connector should be as short as possible.
  8. The 10-12cm maximum length between Lan Chip and transfer is achievable only when there's no interferences around.
  9. All 4 pairs of the differential resistor (49.5k) must close to Lan Chip, and make them (4pairs) as same as distant.
  10. PLACE AND FRAME AS LARGE AS POSSIBLE.
  11. If power pins are next to each other and there is not much room to accommodate multiple capacitors, then the power pins can share the same capacitors.
  12. It's important to separate digital signals from analog signals, if it is unavoidable to cross digital signals with analog power do it at 90 degree angle.
  13. The digital power plane should be separated from analog areas.
  14. All analog decoupling capacitors should be placed as close to the IC as possible and the traces should be short.
  15. The Lan Chip pin 1 facing the transformer, then you can make the signal shorter.


**First International Computer, Inc.**  
 5/F, No. 303, Yang Guang St., Neihu  
 114 Taipei, Taiwan, ROC  
 (886-2)8751-8751

**Confidential**

File	MR056B	Rev	0.1
Doc Number	PCIE GIGALAN PHY 88E8055		
Date	Wednesday, June 24, 2009	Sheet	31 of 33


hexint@hotmail.com

TX 100 ohm ----> trace 4 mil , space 10 mil  
 RX 50 mil space from other signals  
 Total Trace Length no more than 4.8"  
 2 Differential pairs must have the same length



Xa: Transformer use LFE9248(12-01904-01)  
 Pa: Transformer use LFE8466(12-02109-01)

Add on 5/7/07





PLACE RC NETWORKS CLOSE TO LAN CHIP


These 3 capacitors across the CHASSIS\_GND to GND split, are located below the magnetics module. Place as close as possible to the magnetics module.

	for 88E8055	for 88E8039
Rc	STUFF	NI
La	STUFF	NI

Add on 5/7/07



Add on 06/04




First International Computer, Inc.  
 5/F, No. 303, Yang Guang St, Neihu  
 114 Taipei, TAIWAN, ROC  
 (886-2)8751-8751

MR056B  
 Document Number  
 TRANSFORMER  
 Rev 0.1

Confidential

# PCIE Mini Card for Wireless Lan




First International Computer, Inc.  
5FL, NO.300, Yang Guang St, Neihu  
114 TAIPEI, TAIWAN, ROC  
(886-2)8751-8751


File: MR056B

Size	Document Number	Rev
C	PCIE Mini Card	0.1
Date:	Issue Date: June 04, 2008	Issue: 03 of 03


hexint@hotmail.com



### New Card(express card)



X,Y follow LM10W ME drawing 5/10  
ME engineers need to check








- (10,20,21,22,23,24,25,30,31,33,34,40,43,46,48,49,50) 3VDDA ○ — 3VDDA
- (9,14,15,20,21,23,33,34,49) 1.5VDDM ○ — 1.5VDDM
- (10,12,15,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,37,43,45,48,49,50,51) 3VDDM ○ — 3VDDM

<b>First International Computer, Inc.</b> 2FL 3RD-200, Yang Guang St., Neihu 114 Taipei, TAIWAN, ROC. <b>Confidential</b> (886-2)8751-8751	
Title: <b>MR056B</b>	
Document Number: <b>New Card</b>	Rev: <b>0.1</b>
Date: <b>Wednesday, June 04, 2008</b>	Sheet: <b>35</b> of <b>33</b>

New add on 5/4/07

X,Y follow PA354




(10,23,25,27,29,30,38,39,46) VDDIO


<b>First International Computer, Inc.</b> 5/F, No.301, Yang Guang St., Neihu 114 Taipei, TAIWAN, ROC (886-2)8751-8751		
Title <b>MR056B</b>	Document Number <b>RTS1518 Card Reader</b>	Rev 0.1
Size C	Date 2007-03-23	Page 36 of 33

10mil \_\_\_\_\_ GND\_POWER  
 10mil \_\_\_\_\_ 10mil AZALIA\_PCBEEP  
 10mil \_\_\_\_\_ 10mil GND\_POWER  
 10mil \_\_\_\_\_ 10mil GND\_POWER  
 10mil \_\_\_\_\_ 10mil AZALIA\_BITCLK  
 10mil \_\_\_\_\_ 10mil GND\_POWER


**AC97/AZALIA CODEC DUAL LAYOUT**  
 USE AL883 GR / AZALIA



**Layout guide :**  
 1. Close to codec.  
 2. Realtek suggested that layout trace of the sense pin should away from any analog trace because sensing current might distort the audio performance (The bottom lay is best choice).



A_GND	10mil
SPK_OUT_R / HP_OUT_L	10mil
A_GND	10mil
SPK_OUT_R / HP_OUT_L	10mil
A_GND	10mil



**HD Audio-AC2\_SDOUT/AC2\_SYNC/AC2\_BITCLK/AC2\_RESET#**

ICH7m	L1	L2	L3	HD Audio	MDC CONN
Trace Impedance	Routing Requirement			Trace Length	
55 +/- 15%	4 on 7(stripline) 5 on 7(microstrip)			L1 = 0.5"-2.5" L2 <= 0.1" L3 = 1"-8"	


\*\*\* L3 can be extended up to 15" if HD Audio docking is not used

**HD Audio-AC2\_SDIN**

ICH7m	L1	L2	HD Audio
Trace Impedance	Routing Requirement		Trace Length
55 +/- 15%	4 on 7(stripline) 5 on 7(microstrip)		L1 = 0.1"-1.5" L2 <= 0.5"

\*\*\* Breakout can be routed 4 up to 500 mils

**Layout guide :**  
 1. The codec is partitioned into a digital and analog sections to help isolated noisy digital circuitry from quiet analog circuitry.  
 2. The layout separates the analog and digital planes with a 60 to 100 mils gap and connect them at one point beneath the codec with a 50 mils wide blink.  
 3. Never route digital traces or digital planes under the analog ground areas. Analog components should be located over analog planes (ground and power planes) and digital components should be located over digital planes.



(10,12,15,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,35,43,45,48,49,50,51) 3VDOM  
 (38) AVDD5S

**First International Computer, Inc.**  
 2/F, No.205, Yang Guang St, Anshu  
 114 TAIPEI, TAIWAN, R.O.C.  
 (886-2)871-8751

**MR056B**





Doc No	Doc Name	Rev
C	Azalisa ALC883GR-Codec	0.1
Date	Wednesday, 2002-04-20 08:58	37 of 55

hexaint@hotmail.com

**AUDIO\_GND**




Connect the exposed thermal pad to AUDIO\_GND



SPKR\_EN# = High :Disable Speaker Amplifiers  
HP\_EN = Low :Disable the Headphone Amplifiers

### AMP MUTE#



Speaker Mode gain (Max)

GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

- (10, 12, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35, 37, 43, 45, 46, 49, 50, 51) SVDDM
- (10, 23, 25, 27, 29, 30, 36, 39, 46) SVDDM
- (37) AVDD5

**First International Computer, Inc.**  
2FL, NO.303, Yang Guang St., Neihu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2)8751-8751


File: **MR056B**

Size: C Document Number  
C Azalia ALC883GR- Codec Rev: 0.1

Date: Wednesday, June 04, 2008 Sheet: 38 of 39


Modify on 5/23  
Follow PA354

Audio board need stuff




NOTE

HP\_L, HP\_R請包AGROUND



MIC IN


Audio board need stuff




<b>First International Computer, Inc.</b> 2/F, NO.303, Yang Guang St. Neihu 114 TAIPEI TAIWAN, R.O.C. (886-2)871-8721	
<b>MR056B</b>	
Doc	Document Number
C	HP / MIC IN JACK
Date: Wednesday, June 14, 2006 Sheet 39 of 59	

hexaint@hotmail.com

# MDC 1.5 CNN




HD Audio-ACZ\_SDIN (MDC Connector)



Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline)	L1 = 0.1"-1.5" L2 = 0.5"-1.5" L3 = 0.5"


\*\*\* Breakout can be routed 4 on 4 up to 400 mils




(10,20,21,22,23,24,26,30,31,33,34,35,43,46,48,49,50) 3VDDA - 3VDDA

<b>First International Computer, Inc.</b> 2/F, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751	
Title: <b>MR056B</b>	
Size: C	Document Number: <b>MDC CNN</b>
Rev: 0.1	Rev: 0.1
Date: Wednesday, June 04, 2008	Sheet: 40 of 53


stuff  
P/N:24-10966-51




stuff  
P/N:24-10966-51




stuff  
P/N:24-10732-21







stuff  
P/N:24-10732-21





stuff  
P/N:24-11743-50



Add on 5/7/07  
Not stuff 8/16 for Robson  
P/N:24-11618-50



COUPON4X2




<b>First International Computer, Inc.</b>	
2FL, NO.300, Yang Guang St., Neihu 114 Taipei, TAIWAN, ROC (886-2)8751-8751	
Title	MR056B
Size	Document Number
C	<DVP CKT>
Rev	0.1
Date	Wednesday, June 04, 2008
Sheet	41 of 53

hexint@hotmail.com

# EMI Solution


C682 : VGA_VDD ---- P.51	C673 : 1.5VDDM ----- P.49
C681 : Q19 pin4 --- P.45	C672 : 1.25VDDM ---- P.49
C680 : R200 pin 1 -- P.46	C671 : 1.5VDDM ----- P.49
C679 : 3VDDA ----- P.48	C670 : 1.5VDDM ----- P.49
C678 : DCIN ----- P.47	C669 : DCIN ----- P.47
C677 : DCIN ----- P.47	C668 : ADPIN ----- P.46
C676 : DCIN ----- P.47	C667 : 1.05VDDM ---- P.50
C675 : DCIN ----- P.47	
C674 : 3VDDA ----- P.48	

# SYSTEM POWER OVP



Please move it close to PMX.

PMX\_RSMRSTF should go high no sooner than 10ms after both Vccus3\_3 and Vccus1\_5 have reached their nominal voltage.  
Rise edge : 1-2us  
ICH7m Spec : less 50us



**Close to PMX**


(16) 12.15.17.18.19.20.21.22.23.24.25.26.27.28.29.30.31.32.33.34.35.36.37.38.39.40.41.42.43.44.45.46.47.48.49.50.51.52.53.54.55.56.57.58.59.60.61.62.63.64.65.66.67.68.69.70.71.72.73.74.75.76.77.78.79.80.81.82.83.84.85.86.87.88.89.90.91.92.93.94.95.96.97.98.99.100.	0-VDDM
(16) 21.22.23.24.25.26.27.28.29.30.31.32.33.34.35.36.37.38.39.40.41.42.43.44.45.46.47.48.49.50.51.52.53.54.55.56.57.58.59.60.61.62.63.64.65.66.67.68.69.70.71.72.73.74.75.76.77.78.79.80.81.82.83.84.85.86.87.88.89.90.91.92.93.94.95.96.97.98.99.100.	0-VDDM
(16) 46.48.49.50.51.52.53.54.55.56.57.58.59.60.61.62.63.64.65.66.67.68.69.70.71.72.73.74.75.76.77.78.79.80.81.82.83.84.85.86.87.88.89.90.91.92.93.94.95.96.97.98.99.100.	0-PMX_VCC
(16) 47.48.49.50.51.52.53.54.55.56.57.58.59.60.61.62.63.64.65.66.67.68.69.70.71.72.73.74.75.76.77.78.79.80.81.82.83.84.85.86.87.88.89.90.91.92.93.94.95.96.97.98.99.100.	0-BATT+
(16) 16.17.18.19.20.21.22.23.24.25.26.27.28.29.30.31.32.33.34.35.36.37.38.39.40.41.42.43.44.45.46.47.48.49.50.51.52.53.54.55.56.57.58.59.60.61.62.63.64.65.66.67.68.69.70.71.72.73.74.75.76.77.78.79.80.81.82.83.84.85.86.87.88.89.90.91.92.93.94.95.96.97.98.99.100.	0-REF33


**First International Computer, Inc.**  
176 140th Street, Suite 200C  
Bellevue, WA 98008-3878  
Confidential

**MRO56B**  
PMX  
Rev: 01  
Date: 08/24/2008  
Page: 41 of 51

hexail@netmail.com

# MR055/MR056 Power Block









**First International Computer, Inc.**  
 2741 N. 10th St., Suite 200, Phoenix, AZ 85016  
 Tel: 602.955.1111 Fax: 602.955.1112  
 14444 N. 19th Ave., Suite 100, Phoenix, AZ 85024  
 Tel: 602.955.1111 Fax: 602.955.1112

File: CPU Core Power  
 Date: 10/15/17  
 Drawn: J. Smith  
 Checked: J. Smith  
 Approved: J. Smith

hexaint@hotmail.com



- (47) ADPIN ○ ○ ADPIN
- (24,45,47,48,49,50,51) DCIN ○ ○ DCIN
- (47) ADPOUT ○ ○ ADPOUT
- (48) ADPOUT1 ○ ○ ADPOUT1
- (10,20,21,22,23,24,25,30,31,33,34,35,40,43,48,49,50) 3VDDA ○ ○ 3VDDA
- (21,43,48) PMU5V ○ ○ PMU5V
- (47) PCCOUT ○ ○ PCCOUT
- (47) DCIN+ ○ ○ DCIN+
- (43,47) BAT+ ○ ○ BAT+
- (43) REF33 ○ ○ REF33

**First International Computer, Inc.**  
 2FL, NO.300, Yang Guang St., Neihu  
 114 Taipei, TAIWAN, ROC  
 (886-2)8751-8751


File: **MR056B**  
 Document Number:  
**<AC-IN / Battery CNN>**

Rev: 0.1


Date: Wednesday, June 04, 2008 File: 46 of 53




# 5VDDA/S/M, 3VDDA/S/M



## 5VDDS/5VDDM




## 3VDDS/3VDDM




- (46) ADPOUT1 ○ ○ ADPOUT1
- (24,45,46,47,49,50,51) DCIN ○ ○ DCIN
- (30,43) PMU5V ○ ○ PMU5V
- (21,43,46) PMU3V ○ ○ PMU3V
- (23,28,30,45,49,50,51) 5VDDA ○ ○ 5VDDA
- (10,20,21,22,23,24,26,30,31,33,34,35,40,43,46,49,50) 3VDDA ○ ○ 3VDDA
- (10,12,15,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,35,37,43,45,49,50,51) 5VDDM ○ ○ 5VDDM
- (10,23,25,27,29,30,36,38,39) 3VDDM ○ ○ 3VDDM

First International Computer, Inc. 2FL, No.300, Yang Guang St., Neihu 114 Taipei, TAIWAN, ROC (886-2)8751-8751	
Title: MR056B	
Size: C	Document Number: <3VDDA/S/M, 5VDDA/S/M >
Date: Wednesday, June 24, 2009	Printed: 48 of 53

# VCORE\_GMCH



# 1.25VDDM




- 04,45,46,47,48,50,51) DCIN ○
- (2,26,30,45,48,50,51) 5VDDA ○
- (10,20,21,22,23,24,26,30,31,33,34,36,40,43,46,48,50) 3VDDA ○
- (9,14,15,20,21,23,33,34,36) 1.5VDDM ○
- (12,15,17,23) 1.25VDDM ○
- (10,12,15,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,35,37,43,45,48,50,51) 3VDDM ○


**First International Computer, Inc.**  
 P.O. Box 300, Santa Clara, CA 95050  
 174 Faber Place, San Jose, CA 95128  
 (408) 253-1811

<b>MR056B</b>	
Size	Document Number
Quantity	1.25VDDM / 0.9VD DM
Order	Version: Rev. 05, 0/08

# 200mil 1.8VDD5 for DDRII/VCCP



# 0.9VDDM for DDRII




- (10,12,15,17,18,19,20,22,23,24,25,26,27,29,30,31,33,34,35,37,43,45,46,48,51) 3VDDM
- (8,9,11,14,15,17,21,23,51) 1.0VDDM
- (10,20,21,22,23,24,26,30,31,33,34,35,40,43,46,48,49) 3VDDA
- (23,28,30,45,48,49,51) 3VDDA
- (24,45,46,47,48,49,51) DCIN
- (12,18,19) DDR\_VREF
- (18,19) DDR\_0.9VDDM
- (12,14,15,18,19) 1.8VDD5


**First International Computer, Inc.**  
 5/F, No.309, Yang Guang St., Neihu  
 114 Taipei, TAIWAN, ROC  
 (886-2)8751-8751

**Confidential**


Title		MR056B	
Doc	Document Number	VDD CORE	
Rev	0.1		
Date	Wednesday, June 04, 2008	Sheet	30 of 33

# VGACORE (Santa Rosa)







NOTE  
MIC1IN, MIC2IN, INTERNAL\_MIC  
請包AGROUND






NOTE  
USB WIDTH 5MILS,  
SPACING 7MILS,  
請包GROUND





For ESD, So, Please  
close to USB CNN








NOTE  
HP\_L, HP\_R 請包AGROUND




SPDIF &  
HEADPHONE  
JACK  
2/21 GND change  
AGND



First International Computer, Inc. 2FL, NO.305, Yang Guang St., Neihu 114, TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title <b>MR056B</b>	Document Number <b>AUDIO TRANSFER BOARD</b>	Rev 0.1
Date 2005.10.12	E-mail fpc@fpc.com.tw	Page 2 of 33



CONTACTS SMT FFC 1.0P H2 6pin R/A Top contact B201-0505, Lead-free & RoHS 20-25061-00



<b>First International Computer, Inc.</b> 27L-340-300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751	
Title: <b>MR056B</b>	
Size: C	Document Number: <b>SWITCH TRANSFER BOARD</b>
Rev: 0.1	Rev: 0.1
Date: Wednesday, June 02, 2009	Sheet: 03 of 03

hexint@hotmail.com