

Model Name: GA-P55A-UD3 1.0

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU LGA1156-A
05	CPU LGA1156-B
06	CPU LGA1156-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	DDR III POWER CAP
10	PCH FDI ,DMI ,USB ,PCIE ,NVRAM
11	PCH DP ,CLK BUFFER
12	PCH HOST ,SATA ,PCI
13	PCH GPIO ,CTRL ,AUDIO
14	PCH PWR ,GND
15	PCI EXPRESS*16 SLOT
16	PCI EXPRESS*4 SLOT
17	PCI EXPRESS*1 SLOT
18	PCI SLOT 1,2,3
19	ITE 8720 LPC IO
20	COM, -PROHOT , DYNAMIC OC , LPT
21	Dual BIOS
22	ALC888
23	REAR AUDIO JACK
24	CLOCK GEN ICS9LPRS914
25	VCORE PWM ISL6334ACR
26	CPU VTT PWM ISL6322G
27	DDR 15V & VCC1 05 PCH PWM ISL6545CBZ

SHEET TITLE

28	DISCRETE POWER
29	F PANEL , F USB , FDD
30	ATX POWER
31	Marvell 9128
32	REALTEK RTL8111D
33	TPM SLB9635TT
34	HWM ,KB/MS , FAN CTRL
35	ESATA JMB362
36	IT8213-1 PATA
37	UP72022
38	TABLE LIST
39	
40	
41	
42	
43	
44	
45	
46	

Gigabyte Technology


Title		
Cover Sheet		
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 1 of 38

Component value change history

Data	Change Item	Reason
EP55A-UD3P 0.2	1. CHECK +12V SHORT PAD FOR 10mil	9. LUI,LU4 RTL8111D --> RTL8111C
	2. F1_1394加蓋(包材階)	10. PCB "育富"移除
	3. ADD DR86=124K/4/1 , DR88=249K/4/1	11. ONFI指定用11SM1-600078-02R
	4. U12~U15 upi6262M --> upi6267M	12. R376 2.26K/4/1 --> 2.55K/4/1
	5. DRAM_FWROK R490=1K/4/1 , R491=3K/4/1	13. 確認上哪種upi6262 10%/upi6267?
	6. REMOVE DR138=0/4 , ADD DR139,DR141=0/4	14. FB7~FB10 REMOVE
	7. RU2指定料號:10HP4-112540-11R	15. PCH BUFFER 25MHZ REMOVE "X2,C93,C94,420"
	8. 排阻指定廠牌用WALSIN	16. BIOS 16M --> 32M (FOR ONFI ONBOARD)
2009/06/10 PBOM:0.1	1. NEW MODEL: P55-UD3P-0.1	
2009/06/24 EBOM:10A	1. ADD -RSMRST PATCH CIRCUIT R866-R868,C192,C193,Q112,Q113,3UDUAL_ICH ADD 5VSB R864,R865	
	2. CHANGE Marvel9123 gpio pin,del RR39,R10,RR67,RR65,ADD RR62	
	3. CHANGE IT8275 料號,DR84 100--->0	
	4. MARVELL 9123---->JMB363	
	5. J363/J632 PATCH POWER SEQUENCE;Q50 MOS---->BJT	
2009/07/07 PBOM:10B	1. P-BOM	
2009/07/10 PBOM:10C	1. RBC53 0.1UF---->1UF	
2009/07/16 PBOM:10D	1. 移除PLL電容,BC136,BC150,BC185,BC201	
2009/07/22 PBOM:10E	1. (CE2,EC32,EC37,EC38,EC23,EC36,REC3)100uf cap 6*6改成6.3*10.5mm ,因缺料	
	2. VCC3_DAC直接由VCC3經0 ohm提供	
2009/07/29 PBOM:10F	1. ADD R190 1K/4/1 FOR PCIE OVERCLOCK	
2009/08/24 EBOM:29T	1. P55-UD3P-3.0 FOR 9123/USB3.0/8213	
2009/09/9 EBOM:29A	1. CHANGE 9123;USB3.0 ME料號	
2009/10/01 EBOM:02	1. E-BOM	
2009/10/01 PBOM:10A	1. P-BOM	
2009/11/04 PBOM:10B	1. MOS HEATSINK加替料,DEL ESD3	

DATE	Change Item	Reason
EP55A-UD3P 0.2	1. REMOVE AUDIO ESD	7. 1394 "IEC1" NET SWAP & SHORT PROTECT
	2. REMOVE CPU_VAXG	8. PIN HEATER CHECK
	3. PCH_CLK 改 SHORT PAD (0 ohm維持10pcs以下)	9. ITE8275 SYS_RST PATCH
	4. ITE8275 GPIO11,GPIO13 TO TURBO0/TURBO1	10. BC118,BC119 --> TBC29,TBC30
	5. F_PANEL UPDATE H2X10PANEL-1	11. BC5靠近M_BIOS PIN8 , BC6靠近M_BIOS PIN8
	6. ONFI 改 ON BOARD	12. U2 7474 REMOVE
EP55-UD4P 0.2	1. ONFI作塞孔	
2009/05/20 PCB:0.1	1. NEW MODEL: P55-UD3P-0.1由EP55A-UD3P-0.2修改	
2009/06/10 PCB:0.1	1. NEW MODEL: P55-UD3LP-0.1由P55-UD3P-0.1修改	
2009/06/24 PCB:1.0	1. P55-UD3P-1.0 2. 修改文字面	
	3. ADD -RSMRST PATCH CIRCUIT,3UDUAL_ICH ADD 5VSB	
	4. ADD J362 POWER SEQUENCE PATCH CIRCUIT,VCC3&362 1.8V	
	5. MARVELL 9123--->J363 (SPEC 變動)	
2009/07/07 PCB:1.01	1. 修改文字面,加入crossFire X(PM-SALES REQUEST)	
	2. 連帶更改FB5.CR64,RN21 short-wire---->電阻;ESD17 5VDUAL--->5VSB	
2009/08/21 PCB:2.9T	1. P55-UD3P-3.0 FOR 9123/USB3.0	
	2. 實驗4層板及6層板(不同內層切割)	
2009/09/08 PCB:2.91	1. ADD PCIE X1 SLOT DETECT PIN FOR BIOS	
	2. EACH USB PORT USE ONE POLYFUSE	
	3. 修正X16/X8 TURBO MODE 線路	
	4. 調整PCICLK,USB_SEL GPIO GP40 TO GP23	
2009/09/18 PCB:1.0	1. 修正X16 lane9接至switch for 9128/usb3.0 GNE2時可以斷開x16 slot端	
	2. 版本改0.1,ALC888--->ALC889	
2009/09/21 PCB:0.1	1. 由P55A-UD3P-1.0修正.SPEC 12相CPU為8相	
	2. DEL ESATA, NEC SWITCH	
2009/10/01 PCB:0.2	1. add NEC switch,USB 2.0 switch	
2009/10/02 PCB:1.0	1. 由0.2改為1.0版	

BLOCK DIAGRAM



www.vinafix.com

<i>Gigabyte Technology</i>			
File: BLOCK DIAGRAM			
Size: C	Document Number: GA-P55A-UD3	Rev: 1.0	
Date: Friday, November 13, 2009	Sheet: 3	of: 38	

LGA1156A

Pin list for LGA1156A including signals like MAA0-AW18, SWEA-SCASA, SBA0-SBA2, CS0-CS3, CKE0-CKE3, MODT A0-A3, DCLK0-DCLK3, DDR3_RST, AK22-AM11, AL10-AM10, AP10-AP13, AK9-AM11, and AV35-AW37.

DDR_A

1 OF 10

CPU-SK/1156/S/15

LGA1156B


Pin list for LGA1156B including signals like MAAB0-AU20, SWEB-SCASB, SBAB0-SBAB2, CSB0-CSB3, CKEB0-CKEB3, MODT B0-B3, DCLKB0-DCLKB3, AM23-AM24, AR14-AR13, AR12-AT13, AP14-AP13, AV32-AW33, and MODT_A0.3 to MODT_B0.3.

DDR_B

2 OF 10

CPU-SK/1156/S/15

Pin list for LGA1156B (continued) including signals like AF4-DQSB0, AG5-MDB8, AN6-DQS82, AR8-DQSB3, AT6-MDB24, AN23-MDB32, AR25-MDB34, AP22-MDB37, AT26-MDB39, AP32-DQSB5, AR32-DQSB6, AN32-MDB5, AT32-MDB40, AP31-MDB41, AR33-MDB42, AM32-MDB43, AT31-MDB44, AR31-MDB45, AR34-MDB46, AT33-MDB47, AR36-DQSB6, AR37-DQSB6, AM33-MDB6, AR35-MDB48, AT36-MDB49, AN33-MDB50, AP36-MDB51, AP34-MDB52, AT35-MDB53, AN34-MDB54, AP37-MDB55, AL37-DQSB7, AM36-DQSB7, AK35-MDB7, AL35-MDB56, AM35-MDB57, AL36-MDB58, AL37-MDB59, AN35-MDB60, AM34-MDB61, AL35-MDB62, and AL36-MDB63.




Need check the new CPU ME


LGA1156





PLATE+ILM[12KRC-0F0001-21R]





Gigabyte Technology logo and title block containing: Title: CPU LGA1156-B, Document Number: GA-P55A-UD3, Date: Friday, November 13, 2009, Sheet 5 of 38, Rev 1.0.














DDR TERMINATION CHANNEL A/B



DDR15V Decouple



DDRVTT Decouple



Gigabyte Confidential
Do not Copy




Gigabyte Technology		
Title DDRIII POWER CAP		
Size B	Document Number GA-P55A-UD3	Rev 1.0
Date: Friday, November 13, 2009	Sheet 9 of 38	

DMI :12/5/5/5/12
Impedance=80 +- 17.5%

PCHB


USB:15/4.5/7.5/4.5/15
Impedance=90+- 15%

PCHE



VCC1_05_PCH R451 49.9/4/1

PCIe X1 :15/5/5/5/15
Impedance=80 +- 17.5%




電容要靠近 slot 端

USB

PCI-E

2 OF 11

BD82P55-B2/S(10HB1-038255-20R)




Rev 0.2 modify

Impedance=50+- 15%
ONFI: NV_DQ 4/5

NV_DQS 4/10



NV_CTRL 4/10

NV_CK 4/15



NVRAM


5 OF 11
BD82P55-B2/S(10HB1-038255-20R)



NV_ALE	
Hi	Enable Danbury
Lo	Disable Danbury




DMI Terminator voltage
LO : DC COUP : HALF SWING
HI : AC COUP : TX/RX TO VCC


Intel anti theft technology




USB OC#	Configure
OC0#	USB0,1
OC1#	USB2,3
OC2#	USB4,5
OC3#	USB6,7
OC4#	USB8,9
OC5_6#	USB10~13
OC7#	

Gigabyte Technology		
Title PCH FDI,DMI,USB ,PCIE,NVRAM		
Size B	Document Number	Rev 1.0
GA-P55A-UD3		
Date:	Friday, November 13, 2009	Sheet 10 of 38






SATA: 15/4.5/7.5/4.5/15



Gigabyte Technology		
Title		
PCH HOST , SATA, PCI		
Size	Document Number	Rev
B	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 12 of 38



EXP_RXP[0..15] >>> EXP_RXP[0..15] 4,17
 EXP_RXN[0..15] >>> EXP_RXN[0..15] 4,17
 EXP_TXP[0..15] >>> EXP_TXP[0..15] 4,17
 EXP_TXN[0..15] >>> EXP_TXN[0..15] 4,17


PCIEX16:15/4/8/4/15

EXP_TXP0	C22	0.1u/4/X7R/16V/K	EXP_TXP0C
EXP_TXN0	C21	0.1u/4/X7R/16V/K	EXP_TXN0C
EXP_TXP1	C24	0.1u/4/X7R/16V/K	EXP_TXP1C
EXP_TXN1	C25	0.1u/4/X7R/16V/K	EXP_TXN1C
EXP_TXP2	C27	0.1u/4/X7R/16V/K	EXP_TXP2C
EXP_TXN2	C28	0.1u/4/X7R/16V/K	EXP_TXN2C
EXP_TXP3	C29	0.1u/4/X7R/16V/K	EXP_TXP3C
EXP_TXN3	C30	0.1u/4/X7R/16V/K	EXP_TXN3C
EXP_TXP4	C33	0.1u/4/X7R/16V/K	EXP_TXP4C
EXP_TXN4	C34	0.1u/4/X7R/16V/K	EXP_TXN4C
EXP_TXP5	C38	0.1u/4/X7R/16V/K	EXP_TXP5C
EXP_TXN5	C40	0.1u/4/X7R/16V/K	EXP_TXN5C
EXP_TXP6	C43	0.1u/4/X7R/16V/K	EXP_TXP6C
EXP_TXN6	C44	0.1u/4/X7R/16V/K	EXP_TXN6C
EXP_TXP7	C48	0.1u/4/X7R/16V/K	EXP_TXP7C
EXP_TXN7	C49	0.1u/4/X7R/16V/K	EXP_TXN7C
EXP_TXP9	C55	0.1u/4/X7R/16V/K	EXP_TXP9C
EXP_TXN9	C56	0.1u/4/X7R/16V/K	EXP_TXN9C
EXP_TXP10	C59	0.1u/4/X7R/16V/K	EXP_TXP10C
EXP_TXN10	C80	0.1u/4/X7R/16V/K	EXP_TXN10C
EXP_TXP11	C64	0.1u/4/X7R/16V/K	EXP_TXP11C
EXP_TXN11	C65	0.1u/4/X7R/16V/K	EXP_TXN11C
EXP_TXP12	C66	0.1u/4/X7R/16V/K	EXP_TXP12C
EXP_TXN12	C67	0.1u/4/X7R/16V/K	EXP_TXN12C
EXP_TXP13	C68	0.1u/4/X7R/16V/K	EXP_TXP13C
EXP_TXN13	C69	0.1u/4/X7R/16V/K	EXP_TXN13C
EXP_TXP14	C74	0.1u/4/X7R/16V/K	EXP_TXP14C
EXP_TXN14	C75	0.1u/4/X7R/16V/K	EXP_TXN14C
EXP_TXP15	C76	0.1u/4/X7R/16V/K	EXP_TXP15C
EXP_TXN15	C77	0.1u/4/X7R/16V/K	EXP_TXN15C

17 X16_B_SW_TP8 >>> X16_B_SW_TP8 C52 0.1u/4/X7R/16V/K EXP_TXP8C
 17 X16_B_SW_TN8 >>> X16_B_SW_TN8 C54 0.1u/4/X7R/16V/K EXP_TXN8C

PCI-E REV:1.1--> 2.5GHZ
 PCE-E X1(單向) BANDWIDTH=2.5GHz*(8b/10b)=2Gb/s=250MB/s
 PCE-E X1(雙向) BANDWIDTH=2.5GHz*(8b/10b)*2=4Gb/s=500MB/s
 PCE-E X16(單向) BANDWIDTH=2.5GHz*(8b/10b)*X16=32Gb/s=4GB/s
 PCE-E X16(雙向) BANDWIDTH=2.5GHz*(8b/10b)*X16*2=64Gb/s=8GB/s
 PCI-E REV:2.0--> 5GHZ







Gigabyte Technology			
Title PCI EXPRESS * 16			
Size Custom	Document Number GA-P55A-UD3		Rev 1.0
Date:	Friday, November 13, 2009	Sheet	15 of 38




PCI-E/16X-65P/BU/RIGHT PUSH


Gigabyte Technology		
Title		
PCI EXPRESS X 4 PORT		
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 16 of 38

PCI1,2 SLOT





IT8720F (GB)



IT8720 Power on Strapping


JP2	1	Disable VID/SVID output pins
JP2	0	Enable VID00-7 output pins
JP3	1	SPI-Flash Disable
JP3	0	SPI-Flash Enable
JP4	1	k8 power sequency function is Disable
JP4	0	k8 power sequency function is Enable
JP5	1	Disable WDT reset PWROK
JP5	0	Enable WDT reset PWROK
JP6	1	Parallel VID output
JP6	0	Serial VID output
JP7	1	Enable Dual BIOS Function
JP7	0	Disable Dual BIOS Function

Gigabyte Technology



Title			ITE 8720 LPC IO
Size	Document Number	Rev	
B		1.0	
Date:	Friday, November 13, 2009	Sheet	19 of 38

Hi :Disable WDT
Lo :Enable WDT to rest PWROK


COMA




COM RI




LPT PORT




DYNAMIC CURRENT OC



-PROHOT



Gigabyte Technology		
Title COM & PROHOT/Dynamic O.C.		
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 20 of 38



r1.0 DG;0.7 CRB

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1


1 means floating
0 means PD 1K

IC8SO-SOCKET


Gigabyte Confidential
Do not Copy

Gigabyte Technology		
Title		BIOS
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 21 of 38



	ALC883	ALC888-VA	ALC888B	ALC888-VD	ALC892	ALC889	ALC889A
CR46	X	X	X	X	X	X	O
CR57	X	X	X	X	X	X	O
CR49	O	O	X	X	X	O	O
CBC40	X	X	X	10uF/X5R	10uF/X5R	X	X
CR20	O	X	X	X	X	X	X
CR26	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/0.1%
CR47	X	X	X	X	O	O	X
CR48	O	O	O	O	X	X	O
CBC2/CBC4/CBC5/ CBC6/CBC10/CBC11	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR1/CR3/CR10/CR12/ CR15/CR19/CR56/CR27/ CR55/CR37/CR28/CR34/ CR6/CR9/CR51/CR61	75 ohm	75 ohm	75 ohm	75 ohm	75 ohm	66 ohm or lower	75 ohm




CODEC POWER/EMI PAD



CD IN




SPDIF_IN




AZALIA JACK


BTX AZALIA CONNECTOR



11NR6-403007-21R




LINE-OUT




LINE-IN


Verify MIC function in LINE-in




MIC-IN




SURROUND




CEN/LFE



SURR BACK



AZALIA FRONT PANEL





Gigabyte Technology		
AUDIO JACK		
GA-P55A-UD3		
Title	Document Number	Rev
Size Custom	Friday, November 13, 2009	1.0
Date:	Sheet	23 of 38



50脚母: [18/4/10/4/18]

50脚母: [18/4/10/4/18]

50脚母: [4/10]




FSC	FSB	FSA	CPU
0	0	0	2.6MHz
0	0	1	1.33MHz
0	1	0	2.00MHz
0	1	1	1.66MHz
1	0	0	3.33MHz
1	1	0	4.00MHz



GSEL=1, 96Mhz from 12/13
GSEL=0, 100Mhz from 12/13

SEL_48=1, 24Mhz from pin10
SEL_48=0, 48Mhz from pin10

SEL_STOP: latched input to select pin functionality
1 = Selects pin 44/45 to be PCI_STOP#/CPU_STOP#
0 = Selects pin 44/45 to be PCIEX outputs ;
3.3V PCICLK output




Gigabyte Technology

CK505 CLK GEN

GA-P55A-UD3

Rev 1.0

Date: Friday, November 13, 2009 Sheet 24 of 38



CLOSE CHOICE











improve pwm for dynamic mode的反應速度

for dynamic VID速度




溫度補償的快慢

若更換為+5V DRIVER, 則DR146, DR154, DR162, DR136都須改為0ohm

$L=1\mu h(DL2)/DCR=0.98m\Omega/C=0.22\mu F$
 $L/DCR=RC=1\mu/0.98m\Omega=1020.41$
 $R=4.638K\Omega(4\text{ tolerance})=6.49K$ for AC transient speed
 因為是334 OCP threshold is 100uA(typical), 假設:
 $I_{load}(OCP)=234A, DCR=0.98m\Omega, I_{sen}=100uA, R_{isen}=(234A \cdot 0.98m\Omega) / (100uA \cdot 4\text{Phase}) = 573\Omega$, 那代表load=234A @OCP
 $V_{nom}=R_{isen} \cdot I_{load} \cdot R_{DCR} = 100uA \cdot 573\Omega \cdot 0.98m\Omega = 5.41mV$
 $I_{out} = (15V - 5.41mV) / 100uA = 149.9945A$
 $V_{DROOP} = I_{avg} \cdot R_{FB}$, 假設
 $= 110uA \cdot 1.4m\Omega = 154mV$, $I_{avg} = 100uA$, 可得到
 $= 154mV / 100uA = 1.54K\Omega$




up6262	OX6A	OX60	OX62	OX66
VREF1	DDR_VTT	VREF DDRA DQ	VCC1_05 PCH	VCORE
VREF2	VREF DDRA CA	DDR15V	VCC1_8 PCH	3VDUAL
VREF3	VREF DDRA CA	VREF DDRB DQ	CPU_VTT	CPU_VXG



up6262	OX6A	OX60	OX62	OX66
VREF1	DDR_VTT	VREF DDRA DQ	VCC1_05 PCH	VCORE
VREF2	VREF DDRA CA	DDR15V	VCC1_8 PCH	3VDUAL
VREF3	VREF DDRA CA	VREF DDRB DQ	CPU_VTT	CPU_VXG

5V : AMD mode
 0.6V-3V : VRD11 mode
 0V : VRD10 mode



Rev 0.2 modify
 4 VTT_SENSE
 4 VTT_VSS

0.775V * 1.47

Remove to check JTC function

Low to clear 6322 setup

GMCH_SS

DC25 0.01u4X7R25VK

For IS16312

Low to clear 6322 setup

GMCH_SS

REF FS SS

PWM4 EN_PH4

5V: 1phase
 Below 5V-0.6V : 2phase

DC25 0.01u4X7R25VK




Bottom PAD CONNECT TO GND THROUGH 10 VIA

OCF點放在46A
 Isens# R270阻值放在590ohm
 $I_{ocp} = (I_{sens} \times R_{isens} \times Phase) / DCR$
 $= [(120\mu A \times 590\Omega) / 0.97] = 146A$
 $L / DCR = R \times C$
 $L = 1\mu H, DCR = 0.97 \text{ mohm}, 1\mu H / 0.97 \text{ mohm} = 4.7k \times 0.22\mu F$
 $R_{isens} R260 \text{ 阻值} = 4.7k \text{ ohm}, C_{isen} BC75 = 0.22\mu$
 $R_t = 10 \times [10.61 - (1.035 \times \log(FS))] \quad R_t = R301 = 158 \text{ kohm}, FS = 1.70KHz$
 $OVP = V_{DAC} + 225mV$


Bit 7 Pull High for AMD 6bit mode

Recover Bit6 when use AMD mode

AMD 6bit mode SET 1.05V [1x010100]




DDR1.8V





OCP : $I_{peak} = (2 \times I_{ocset} \times R_{ocset}) / R_{dson}$
 $I_{ocset} = 21.5\mu A$, $R_{ocset} = 8.2k$

PWR SEQ

VCC1_05_PCH





FRONT USB1






Close to connector

FRONT USB2




Close to connector

FLOPPY






Close to connector

CASE OPEN




Case Open Circuits



SATA LED



INTEL FRONT PANEL



F USB & F 1394 POWER PROTECT






Gigabyte Technology

Title **FP,F_USB,USB PWR,FDD,BZ**















Size Custom Document Number **GA-P55A-UD3** Rev **1.0**

Date: Friday, November 13, 2009 Sheet 29 of 38

ATX POWER CONNECTOR



Gigabyte Technology		
Title ATX POWER CONNECTOR		
Size B	Document Number GA-P55A-UD3	Rev 1.0
Date: Friday, November 13, 2009	Sheet 30	of 38







Gigabyte Technology		
Title Marvell 9128		
Size	Document Number GA-P55A-UD3	Rev 1.0
Date	Friday, November 13, 2009	Sheet 31 of 38

PCIe-1G LAN




Power domain chart


	RTL8111B/ RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
VDD15	1.5V	1.2V

for RT8111B N/C
for RT8111C 0 ohm
(Internal Regulator)
for RT8111C N/C
(external Regulator)




USB30 LAN CONNECTOR






Gigabyte Technology		
Title TPM I/F-SLB 9635 TT 1.2		
Size A	Document Number GA-P55A-UD3	Rev 1.0
Date:	Friday, November 13, 2009	Sheet 33 of 38


TEMP H/W MONITOR




CPU SMART FAN




VOLTAGE-- H/W MONITOR




SYS FAN2





KB/USB









PWR FAN



SYS FAN1





Gigabyte Technology		
Title HWM,KB/MS, FAN CTRL		
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 34 of 38




GIGABYTE™

Title		
R_USB		
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 35 of 38



**-REQ/-GNT (3)
IDSEL AD_21
-PIRQD**

Gigabyte Technology		
Title		
IT8213 1P PATA		
Size	Document Number	Rev
	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 36 of 38



GIGABYTE™		
File	uP720200	
Size	Document Number	Rev
Custom	GA-P55A-UD3	1.0
Date:	Friday, November 13, 2009	Sheet 37 of 38


PCH GPIO LIST TABLE

PIN NAME	PWR	Default	USAG	NOTE
GP0	MAIN	H-Z	-PECI_REQ	N/A
GP1/TACH1	MAIN		ICH_FAN_TACH1	N/A
GP2/PIRQE#	MAIN		-PIRQE	F/U 8.2K VCC3
GP3/PIRQF#	MAIN		-PIRQF	F/U 8.2K VCC3
GP4/PIRQG#	MAIN		-PIRQG	F/U 8.2K VCC3
GP5/PIRQH#	MAIN		-PIRQH	F/U 8.2K VCC3
GP6/TACH2	MAIN		ICH_FAN_TACH2	N/A
GP7/TACH3	MAIN		ICH_FAN_TACH3	N/A
GP8	STBY	H	GPO	F/U 8.2K 3VDUAL
GP9/OC5#	STBY		NATIVE OC5#	N/A
GP10/OC6#	STBY		NATIVE OC6#	N/A
GP11/SMBALERT#	STBY		NATIVE -SMBALERT	F/U 8.2K 3VDUAL
GP12	STBY	L	GPI LAN_PHY_PWR_CTRL	F/U 8.2K 3VDUAL
GP13	STBY	L	GPI GPIO13	F/U 8.2K 3VDUAL
GP14/OC7#	STBY		NATIVE OC7#	N/A
GP15	STBY	L	GPO GPIO15	N/A
GP16	MAIN		GPI -SKTOCC	F/U 8.2K VCC3
GP17/TACH0	MAIN		GPI ICH_FAN_TACH0	N/A
GP18	MAIN		NATIVE MB_ID0	F/D 8.2K GND
GP19	MAIN		GPI -LAN1_ISO	F/U 8.2K VCC3
GP20	MAIN		NATIVE LED_CTL	F/U 1K VCC3
GP21	MAIN		GPI VCC18_PCH_OV2	F/U 8.2K VCC3
GP22	MAIN	H-Z	GPI VCORE_OV3	F/U 8.2K VCC3
GP23	MAIN		NATIVE -LDRQ1	F/U 8.2K VCC3
GP24	STBY	L	GPO TLS	F/U 8.2K 3VDUAL
GP25	STBY		NATIVE -CPU_STOP	F/U 8.2K 3VDUAL
GP26	STBY		NATIVE -ACZ_DET	F/U 8.2K 3VDUAL
GP27	STBY	H	GPO GPIO27	F/U 8.2K 3VDUAL
GP28	STBY	H	GPO GPIO28	F/U 8.2K 3VDUAL
GP29	STBY	L	GPI GPIO29	N/A
GP30	STBY	H-Z	GPI S_PWR_ACK	F/U 100K 3VDUAL
GP31	STBY	H-Z	GPI N/A (Reverse)	F/U 8.2K VCC3
GP32	MAIN	H	GPO MB_ID1	F/D 8.2K GND
GP33	MAIN	H	GPO LOAD-LINE	F/U 1K VCC3
GP34	MAIN	H-Z	GPI -PCI_STOP	F/U 8.2K VCC3
GP35	MAIN	L	GPO GPIO35	F/U 8.2K VCC3
GP36	MAIN		GPI -LAN1_DSM	F/U 8.2K VCC3
GP37	MAIN		GPI N/A	F/U 8.2K VCC3
GP38	MAIN	H-Z	GPI VCORE_OV2	F/U 8.2K VCC3
GP39	MAIN	H-Z	GPI -LAN_DSM	F/U 8.2K VCC3
GP40	STBY		NATIVE OC1#	N/A
GP41	STBY		NATIVE OC2#	N/A
GP42	STBY		NATIVE OC3#	N/A
GP43	STBY		NATIVE OC4#	N/A
GP44	STBY	L	NATIVE N/A	F/U 8.2K 3VDUAL
GP45	STBY		NATIVE -LPCPME	F/U 8.2K 3VDUAL
GP46	STBY	L	NATIVE PWR_LED	F/U 8.2K 3VDUAL
GP47	STBY		NATIVE PSI_LED	F/U 8.2K 3VDUAL
GP48	MAIN	H-Z	IN EN_PWM	F/U 8.2K VCC3
GP49	MAIN	H-Z	IN VCC18_OV1	F/U 8.2K VCC3
GP50	MAIN		NATIVE -REQ1	F/U 2.2K VCC
GP51	MAIN	H	NATIVE -GNT1	N/A
GP52	MAIN		NATIVE -REQ2	F/U 2.2K VCC
GP53	MAIN	H	NATIVE -GNT2	N/A
GP54	MAIN		NATIVE -REQ3	F/U 2.2K VCC
GP55	MAIN	H	NATIVE -GNT3	N/A
GP56	STBY		NATIVE N/A (Reverse)	F/U 8.2K 3VDUAL
GP57	STBY	H-Z	IN VCORE_OV1	F/U 8.2K 3VDUAL
GP58	STBY	H-Z	NATIVE F_USB_OC	F/U 8.2K 3VDUAL
GP59	STBY		NATIVE USB_OC0#	N/A
GP60	STBY	H-Z	NATIVE N/A (Reverse)	F/U 8.2K 3VDUAL
GP61	STBY	L	NATIVE -SUSTAT	N/A
GP62	STBY	L	NATIVE SUSCLK	N/A
GP63	STBY	L	NATIVE GPIO63	N/A
GP64	MAIN	L	NATIVE CLKOUTFLEX0	N/A
GP65	MAIN	L	NATIVE CLKOUTFLEX1	N/A
GP66	MAIN	L	NATIVE CLKOUTFLEX2	N/A
GP67	MAIN	L	NATIVE CLKOUTFLEX3	N/A
GP72	STBY	H-Z	NATIVE VCORE_OV4	F/U 8.2K 3VDUAL
GP73	STBY		NATIVE 1_05V_OV1	F/U 8.2K 3VDUAL
GP74	STBY	H-Z	NATIVE 1_05V_OV2	F/U 8.2K 3VDUAL
GP75	STBY	H-Z	NATIVE N/A (Reverse)	F/U 8.2K 3VDUAL


Super I/O ITE8720 GPIO Table

PIN NAME	USAG	NOTE
SVC/PECI_RQT/GP14	-PECI_REQ	
PWROK1/GP13	PWROK1/ITE_PWROK	
KRST#/GP62	-KBRST	
SO/GP50	-ICH_SFI_CS	
IRTX/GP47/CE2_N/JP7	CEB_N	
GP46/IRRX	-LAN2_DSM	
PSION#/GP42	-PSON	
PWROK2#/GP41	PECI_CTL	
PCIRST3#/GP10/VDIMM_STR_EN	-PCIE_RST	
RSMRST#CIRRX1/GP55	-RSMRST	
PME#/GP54	-LPCPME	
PD5/GP75/BUSS00	N/A	

PIN NAME	USAG	NOTE
FAN_TAC2/GP52	FANIO2	
FAN_TAC3/GP37	FANIO3	
VIDO3/FAN_TAC4/GP25/DSR2#	FANIO4	
FAN_CTL2/GP51	FANPWM2	
FAN_CTL3/GP36	FANPWM3	
VID4/GP34	BEEP-	
VID3/GP33	TURBO1	
VID2/GP32	TURBO0	
VCORE_GOOD/VID6/GP63	CPUT_LED1_C	
VID5/GP35	CPUT_LED2_C	
VID1/GP31	CPUT_LED3_C	
VID0/GP30	-LAN1_DSM	NBT_LED1_C
SLCT/GP80	CPU_LED1_C	
PE/GP81	CPU_LED2_C	
BUSY/GP82	CPU_LED3_C	
PD3/GP73/BUSS11	SB_LED1_C	
PD4/GP74/BUSS12	SB_LED2_C	
VCORE_EN/VID7/GP64	IT_GP64	SB_LED3_C
PD0/GP70	NB_LED1_C	
PD1/GP71	NB_LED2_C	
PD2/GP72/BUSS10	NB_LED3_C	
GP22/SCK	LOW_PWR_1	
VIDO5/GP27/SIN2	LOW_PWR_2	
PCIRST2#/GP11	-PFMRST1	
PCIRST1#/GP12	-PFMRST2	
3VSBSW#/GP40	CSI_F0	BSEL166_1
SUSC#/GP53	CSI_F1	BSEL166_2
GP23/SI	BSEL166_3/CSISBSL	
VIDO0/GP20/CTS2#	CPUT_LED1_C	BSEL166_4
GP65/VDDA_EN/GB_01	MB_ID2	
PD6/GP76/BUSS01	MB_ID3	
PD7/GP77/BUSS02	MB_ID4	
AED#/GP86/SMB_C_R	SEC_PIN	FST_2X8
INIT#/GP85/SMB_D_M	SEC_2x8	GTLREF_AD2
ACK#/GP83	DDR_LED1_C	
VIDO1/GP21/DCD2#	DDR_LED2_C	
STB#/GP87/SMB_C_M	DDR_LED3_C	
PWRON#/GP44	VCORE_OV1	
PANSWH#/GP43	PWRBTSW	
KDAT/GP61	-PWRBTSW	
KCLK/GP60	KDAT	
MDAT/GP57	KCLK	
MACL/GP56	MDAT	
GP66/VLDT_EN/GB_02	NBT_LED1_C	MCLK
SVD/PCIRSTIN#/CIRTX/GP15	PWM2_CR	
KDAT/GP61	PWM2_CR	
GP67/CPU_PG/GB_03	EN_LOADLINE	IT_GP67/-EN_PWM2
SLIN#/GP84/SMB_D_R	-EN_PWM2	
PSI_L/FAN_CLT5/CIRRX2/GP16	-THERM	
VIDO4/GP26/SCOUT2	DDR18V_PH2_EN	
VIDO2/FAN_TAC5/GP24/DSR2#	DDR18V_LED	
VIDO6/GP17/RI2#	1_1V_PH_EN	
VIDO7/JP6/DTR2#	JP6	
PD5/GP75/BUSS00	SB_LED3_C	



PWM各相位的擺法如下:



BIOS超電壓對應表:

散熱模組料號:

線路圖名稱	BIOS選項
Vcore	CPU Vcore
CPU_VTT	CPU Termination
CPU_VAXG	CPU Graphic Core
VCC1_8_PCH	CPU PLL
VCC1_05_PCH	PCH core
3VDUAL	3VDUAL
DDR15V	DRAM voltage
DDRVTT	DRAM Terminatio
VREF_CA_A/VREF_CA_B	DRAM Address Ref
VREF_DQ_A/VREF_DQ_B	DRAM Data Ref

8IBP:
1.12SP2-01A001-Y1R/Y2R
2.12SP2-01A001-Z1R/Z2R
(HIBRID模組)包材階

	3 pin FAN control	4 pin FAN control	FAN speed	Controller
CPU FAN	FANPWM1	FANPWM3	FANIO1	IT8720
	ICH_FAN_PWM2	ICH_FAN_PWM0	ICH_FAN_TACH0	PCH
SYS FAN	FANPWM2	N/A	FANIO2	IT8720
	ICH_FAN_PWM1	N/A	ICH_FAN_TACH1	PCH
PWR FAN	N/A	N/A	FANIO3	IT8720
			ICH_FAN_TACH2	PCH