

Table of Contents

Page	Title	Page	Title	Page	Title
01	Table of Contents	31	Debug mux	61	Discrete Load Switches
02	CHANGE HISTORY	32	Debug buttons	62	1.8VSB & Load SW
03	BLOCK DIAGRAM	33	SW Debug Conn	63	CHARGER
04	CLOCK DISTRIBUTION	34	EE Debug Connector	64	5V Load SW
05	SYSTEM POWER STATE DIAGRAM	35	SM BUS, DIAGNOSTIC CONN	65	3P3V Load SW
06	POWER DISTRIBUTION	36	Power Monitor	66	VCPU Controller
07	INPUT POWER DIAGRAM	37	SPI ROM UEFI	67	VCORE VCCSA
08	POWER SYSTEM/CONTROL DIAG	38	TPM	68	VCVGT
09	I2C MAP	39	Temp Sensor/System Fan	69	SL Power
10	CPU(1) _MISC, JTAG, DDI.EDP	40	REALTEK ALC3269 CODEC	70	BATT CONN, power input
11	CPU(2) _LPDDR3	41	Audio Jack/Spkr	71	Empty
12	CPU(3) _SKL POWER1	42	Audio Amplifier	72	LCD backlight/TB
13	CPU(4) _SKL POWER2	43	SSD page 1	73	Empty
14	CPU(5) _GND	44	SSD Page 2	74	Empty
15	CPU(6) _CFG RESERVED	45	USB3.0, TYPE A	75	Empty
16	LPDDR3(1) _MEMORY DOWN	46	SL HDMI MUX/3P3V_HPDP	76	TP's and Mech
17	LPDDR3(2) _MEMORY DOWN	47	SurfLink Connector		
18	XDP	48	BLADE		
19	LPDDR3(3) _CA/DQ Voltage	49	G5 touch circuitry		
20	PCH(1) _SD, HDA, RTC, CLK	50	Wi-Fi_BT		
21	PCH(2) _CLK, SMB, LPC, SPI	51	Empty		
22	PCH(3) _SYS PWR CONTR	52	Empty		
23	PCH(4) _CCI, HWID	53	mDP		
24	PCH(5) _PCIE, USB	54	Camera/Sensor Conn.		
25	PCH(6) _CPU, GPIO, MISC	55	eDP connector		
26	PCH(7) _POWER	56	3P3VA & Reset		
27	SAM_1, _K22	57	VCCEDRAM & VCCEOPIO		
28	SAM_2, _K22	58	PMIC 1		
29	SAM_3, _K22	59	PMIC 2		
30	INSTANT_ON	60	PMIC 3		

MTP	MTE	bottom side, 22mil
TP	EE/SW debug	top side, 22mil
XDP_TP	Intel requested	don't care, 22mil
GTP	Unused IO and GPIO/ Possible for Future Removal	don't care, 22mil
PTP	Current Sensing	top side (as close to resistor as possible), 22mil
MTP_BF	MTE big pads for FW, OS load, and RF.	bottom side, 31mil
MTTP_BF	MTE big pads for RF	top side, 31mil (if RF connector at the bottom side of the board)

CAD Note:

Default component footprint is SMD 0201, X5R, 1% resistors.

Property: BUILD-OPT
DNP = Do Not Place

S or DB = Replace after Debug

Title: 01. Table of Contents		
Microsoft Confidential		Engineer: Surface
Size A3	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 1	of 79

Schematics Change History

Schematics Change is maintained in spreadsheet, and would not fit on this page.

CAD Note:


Default component footprint is SMD 0201, X5R, 1% resistors S = Short after design fixed

Property: BUILD-OPT

DNP = Not Installed Part.

Title: 02. CHANGE HISTORY		
Microsoft Confidential		Engineer: Surface
Size A3	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 2 of 79	


Clock Distribution



System Power State Diagram


Microsoft Confidential

3P3VA ON 3P3V_SAMON S0 RAILS ON
3P3VA ON 3P3V_SAMON S0 RAILS OFF
3P3VA ON 3P3V_SAMOFF S0 RAILS OFF
3P3VA OFF 3P3V_SAMOFF ALL S0 RAILS OFF




NOTE: HW Debug state only available during development

Lynx SL INPUT POWER DIAGRAM




Power Control Block Diagram G3-S0 Sequence




I2C Map

7-bit slave addresses
September 28, 2016


Cameras




Light Sensor and BKLT Controller




Display



Power Management



DEBUG: Power Monitors



Debug Connector

EE Power Debug Connector


Debug Muxes

Removed in Retail


DEBUG_OSG in Retail

DNP in Non-Retail/Retail


Wifi/BT



Trackpad



Temp Sensors



SOC/PCH
U10001
0x4D

SAM
K22P121M120SF5
U27001
0x28

DV17U7660s16s512x2Retail

Title: 09. I2C MAP

Microsoft Confidential

Engineer: Surface


Size
A3

Project Name
A

Rev
1.0.0.1

Date: Thursday, April 26, 2018


Sheet 9 of 79












BoardID	description	CPU	stuff(all)	No-Stuff
000	reserved		R23040, R23042, R23044	R23041, R23043, R23045, R28091, R28092, R28093
001	reserved		R23041, R23042, R23044, R28091	R23040, R23043, R23045, R28093, R28092
010	KBL U42 i5-8250U	M1086844-00	R23040, R23043, R23044, R28092	R23041, R23042, R23045, R28093, R28091
011	reserved		R23041, R23043, R23044, R28091, R28092	R23040, R23042, R23045, R28093
100	KBL U42 i5-8350U	M1029639-001	R23040, R23042, R23045, R28093	R23041, R23043, R23044, R28091, R28092
101	reserved		R23041, R23042, R23045, R28093, R28091	R23040, R23043, R23044, R28092
110	KBL U42 i7-8650U	M1020597-001	R23040, R23043, R23045, R28093, R28092	R23041, R23042, R23044, R28091
111	reserved		R23041, R23043, R23045, R28091, R28092, R28093	R23040, R23042, R23044


Title: 10. CPU(1)_MISC,JTAG,DDI,EDP		
Microsoft Confidential Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Friday, April 27, 2018	Sheet 10	of 79


U SPECIFIC












Vinafix.com



[10] XDP_BPM0 >>
[10] XDP_BPM1 >>

XDP_TP18001 SMD RND 22.8mil
XDP_TP18002 SMD RND 22.8mil

[18] XDP_PRESENT_N >>

V3P3_DSW

R18021
100K
0201
DEBUG_OSG

DEBUG_OSG

U18007

1 NC 6 VCC

2 A 5 NC

3 GND 4 V

74LVC1G06GM

C18002
0.010u
0201
DEBUG_OSG

R18026
100K
0201
DEBUG_OSG

XDP_PRESENT_LOGIC [61]

MTP18002 SMD RND 22.8mil

PRIMARY XDP connector

V1P00A

1.5K
R18025
0201

[24] XDP_PRDY_N >>

[10] PROC_TCK >>
[10] PROC_TMS >>

[10] PROC_TRST_N >>
[15] ITP_PMODE >>

[18] XDP_PRESENT_N >>

R18018 1K 0201

[21] XDP_SPI0_IO2 <<

V1P00A

DEBUG_OSG

C18004 47u

DEBUG_OSG

[15] CFG18 >>
[15] CFG19 >>
[15] CFG15 >>
[15] CFG14 >>
[15] CFG13 >>
[15] CFG12 >>
[15] CFG11 >>
[15] CFG10 >>
[15] CFG9 >>
[15] CFG8 >>

P18001
TBD

36 GNDPAD XDP_TDO
34 XDP_PRDYn XDP_PREQN
32 XDP_TCK0 XDP_TCK1
30 XDP_TMS XDP_TDI
28 XDP_TRSTn HOOK[0]
26 HOOK[6]
24 XDP_PRSCPU XDP_PRSCPU
22 VCCOBS_AB OBS_CLK_1N
20 OBS_CLK_2N GND
18 OBS_CLK_2P OBS_CLK_1P
16 OBSDATA_15 OBSDATA_7
14 OBSDATA_14 OBSDATA_6
12 OBSDATA_13 OBSDATA_5
10 OBSDATA_12 OBSDATA_4
8 OBSDATA_11 OBSDATA_3
6 OBSDATA_10 OBSDATA_2
4 OBSDATA_9 OBSDATA_1
2 OBSDATA_8 OBSDATA_0

line ret pads genl

V1P00A

DNP

R18005
100K
0201

[10] PROC_TDO >>
[24] XDP_PREQ_N >>
[10] PCH_JTAG_TCK >>
[10] PROC_TDI >>

R18015
1K
0201

SAM_PCH_RSMRST_N [22,29,56]
SPI0_MOSI_XDP [21]

C18001
6.3V 0.1u
0201

[15] CFG16 <<

[15] CFG17 <<

[15] CFG7 <<

[15] CFG6 <<

[15] CFG5 <<

[15] CFG4 <<

[15] CFG3 <<

[15] CFG2 <<

[15] CFG1 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

[15] CFG0 <<

For the signals only go to XDP, the 0R should be close to XDP connector.
For the signals to both XDP and target circuit, the option resistor location should follow the target signal routing.

Title: 18. XDP

Microsoft Confidential

Engineer: Surface

Size B

Project Name

A

Rev


1.0.0.1

Date: Thursday, April 26, 2018

Sheet 18 of 79


LPDDR3 Vref

M3: CPU driven VREF path is stuffed by default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off



Intel 0203
M3+M1: Default Recommendation


Title: 19. LPDDR3(3)_CA/DQ Voltage	
Microsoft Confidential	
Engineer: Surface	
Size B	Project Name A
Date: Thursday, April 26, 2018	Rev 1.0.0.1
Sheet 19 of 79	



Title: 20. PCH(1)_SD,HDA,RTC, CLK		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Friday, April 27, 2018	Sheet 20	of 79


U SPECIFIC

Connected to device.
Default : Clock free run. (PD 10K).
Reserver 10K PU for power saving purpose.



Title: 21. PCH(2)_CLK,SMB,LPC, SPI		
Microsoft Confidential		Engineer: Surface
Size B	Project Name A	Rev 1.0.0.1
Date: Friday, April 27, 2018	Sheet 21	of 79

U SPECIFIC



TBL_SSD_2302


BoardID	SSD vendor	stuff	No-Stuff
00	Toshiba SSD	R23030, R23032	R23031, R23033, R28081, R28082
01	SAMSUNG SSD	R23031, R23032, R28081	R23030, R23033, R28082
10	INTEL P3 SSD	R23030, R23033, R28082	R23031, R23032, R28081
11	Hynix SSD	R23031, R23033, R28081, R28082	R23030, R23032

TBL2304



BoardID	GreenPak Revision	stuff	No-Stuff
00	Initial release, Mxxxxxx-001	R23008, R23009	R23003, R23004, R28061, R28062
01	1st new revision	R23003, R23009, R28061	R23008, R23004, R28062
10	2nd new revision	R23008, R23004, R28062	R23003, R23009, R28061
11	3rd new revision	R23003, R23004, R28061, R28062	R23008, R23009

TBL1601


BoardID	sdram vendor and revision	Size	stuff	No-Stuff
0000	Hynix: H9CCNNN8JTBLAR-NUD, 8Gb LPDDR3	4GB	R23050, R23052, R23054, R2305 R23051, R23053, R23055, R23057	
0001	Samsung: K4E8E324EB-EGCF000, 8Gb LPDDR3	4GB	R23051, R23052, R23054, R2305 R23050, R23053, R23055, R23057	
0010	Hynix: H9CCNNN8GTALAR-NUD, 8gB LPDDR3	4GB	R23050, R23053, R23054, R2305 R23051, R23052, R23055, R23057	
0011	Reserved	4GB	R23051, R23053, R23054, R2305 R23050, R23052, R23055, R23057	
0100	Hynix: H9CCNNNBLTBLAR-NUD, 16Gb LPDDR3	8GB	R23050, R23052, R23055, R2305 R23051, R23053, R23054, R23057	
0101	Samsung: K4E6E304EB-EGCF000, 16Gb LPDDR3	8GB	R23051, R23052, R23055, R2305 R23050, R23053, R23054, R23057	
0110	Hynix: H9CCNNNBJTALAR-NUD, 16Gb LPDDR3	8GB	R23050, R23053, R23055, R2305 R23051, R23052, R23054, R23057	
0111	Reserved	8GB	R23051, R23053, R23055, R2305 R23050, R23052, R23054, R23057	
1000	Hynix: H9CCNNNCLTMLBR-NUD, 32Gb LPDDR3	16GB	R23050, R23052, R23054, R2305 R23051, R23053, R23055, R23056	
1001	Samsung: K4EBE304EB-EGCF000, 32Gb LPDDR3	16GB	R23051, R23052, R23054, R2305 R23050, R23053, R23055, R23056	
1010	Hynix: H9CCNNNCLGALAR-NUD, 32Gb LPDDR3	16GB	R23050, R23053, R23054, R2305 R23051, R23052, R23055, R23056	
1011	Reserved	16GB	R23051, R23053, R23054, R2305 R23050, R23052, R23055, R23056	
1100	Reserved	Reserved	R23050, R23052, R23055, R2305 R23051, R23053, R23054, R23056	
1101	Reserved	Reserved	R23051, R23052, R23055, R2305 R23050, R23053, R23054, R23056	
1110	Reserved	Reserved	R23050, R23053, R23055, R2305 R23051, R23052, R23054, R23056	
1111	Reserved	Reserved	R23051, R23053, R23055, R2305 R23050, R23052, R23054, R23056	



TBL2301	PCBA vendor and revision
R23010, R23020, R23024	Revision EV2P5
R23005, R23013, R23017, R28051, R28052, R28053	NO-STUFF FOR REVISION
R23005, R23020, R23024, R28051	Revision EV2P51
R23010, R23013, R23017, R28052, R28053	NO-STUFF FOR REVISION
R23010, R23013, R23024, R28052	Revision DV
R23005, R23020, R23017, R28051, R28053	NO-STUFF FOR REVISION
R23005, R23013, R23024, R28051, R28052	Revision DV1.01
R23010, R23020, R23017, R28053	NO-STUFF FOR REVISION
R23010, R23020, R23017, R28053	Revision DV1.1, DV1.2, PV
R23005, R23013, R23024, R28051, R28052	NO-STUFF FOR REVISION
R23005, R23020, R23017, R28051, R28053	Lacey EV1
R23010, R23013, R23024, R28052	NO-STUFF FOR REVISION
R23010, R23013, R23017, R28052, R28053	Reserved
R23005, R23020, R23024, R28051	NO-STUFF FOR REVISION
R23005, R23013, R23017, R28051, R28052, R28053	Reserved
R23010, R23020, R23024	NO-STUFF FOR REVISION



MISC_SOC_ID bits are "RESERVED" in PM PWRMON_ID0 bit is noted in "DEBUG_OSG"




POWER MONITORS	
R23007	POWER MONITORS, ELSE NO-STUFF
R23002	NO POWER MONITORS, ELSE NO-STUFF
DV	HAS NO POWER MONITORS

Title: 23. PCH(4)_CCI, HWID	
Microsoft Confidential	Engineer: Surface
Size A3	Project Name A
Date: Friday, April 27, 2018	Rev 1.0.0.1
Sheet 23 of 79	


U SPECIFIC

U27001A




MK22FN512VDC12

U27001B



MK22FN512VDC12

U27001C



MK22FN512VDC12

MTP27001

Use last, NMI

CPUFAN_PWM [39]
SAM_PANEL_LOGO_EN [30]
SAM_SL_5V_PG [63]
MASTER_THERMTRIP_N [56]
DEBUG_LED0 [29]
SAM_PCH_UART_TX [25,31]
SAM_PCH_UART_RX [25,31]
SKL_SLP_S4_N [22,34,45,59,61]
SAM_PCH_HALL_INT [10]
SAM_KBTP_PWR [48]

MTP27003
MTTP27013

MTP27002
MTTP27012

DEBUG_LED1 >> CPUFAN_TACH [39]

SKL_SLP_S0_N [22,31,34,38,59,61]
PCH_DPWR0K [22,34,56,59]
SAM_SL_5V_EN [63,69]
3P3V_SSD_EN_R [29]


SAM_KIP_RST [31,48]

TRACKPAD_INT_N [10,48]
SAM_GP_DEEPSLP [56]
SL_CONN [25]



SAM_TEST_B10 [34]
SAM_SSD_FLUSH [43]
SKL_SLP_SUS_N [22,34,58,59]
BATGONE [63,70]
SAM_DISPLAY_BKLT_EN [30]
SAM_PCH_T1_PWRBTN_N [25]
SAM_UEFI_TOP_SWAP [20]
SAM_PCH_RSV1 [10]

3P3VA_SW



R27046
DEBUG_SL
2K 0402

R27047
DEBUG_SL
2K 0402

PMIC_EN_R [29]
KIP_IO [29,31,48]
PLT_RST_BUF_N [22,34,38,43,44,56]
SL_PG [56,69]
DEBUG_MUX_S3 [31]
GP_SAM_COLD_BOOT [56]
RTCRST_CTRL_R [29]
SAM_PCH_RSMRST_N_R [29]
VCCRTC_RST [56]
DEBUG_MUX_S2 [31]
I2C_ROP_SCL [31,63,70]
I2C_ROP_SDA [31,63,70]

SB_PWRBTN_SR [29]
SAM_PCH_INT1 [25]
SL_UART_SEL_N [69]
BRDID_ADC_RD_EN [28,29]
SAM_THERM1 [39]
SL_ADC_RD_EN [69]
SL_3P3V_DIS [46]
SSD_FLUSH_DONE [43,56]

PU Resistors are on PCH side

SKL_RTCRST_N [20]




[29] RTCRST_CTRL >>


Title: 27. SAM_1, K22

Microsoft Confidential Engineer: Surface


Size Project Name Rev
B A 1.0.0.1

Date: Thursday, April 26, 2018 Sheet 27 of 79






When BL_INST_ON_HNDSHK is LOW, SAM controls BKLT.
When BL_INST_ON_HNDSHK is HIGH, SOC controls BKLT.




Title: 30. INSTANT_ON		
Microsoft Confidential Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 30 of 79	

BOOT_TO_USB





Title: 32. Debug Buttons		
Microsoft Confidential		
Engineer: Surface		
Size	Project Name	Rev
B	A	1.0.0.1
Date: Thursday, April 26, 2018	Sheet 32 of 79	1



Title: 33. SW Debug Conn		
Microsoft Confidential		
Size	Project Name	Rev
B	A	1.0.0.1
Date:	Thursday, April 26, 2018	Sheet 33 of 79

I2C testpoints are shown on page 25



MTP36003
SMD RND 22.8mil

MTP36001
SMD RND 22.8mil

MTP36002
SMD RND 22.8mil

No Power Monitors in this SKU

Resistor Address for MAX3440

20.5K	=>	0x3C/0x3D
11.0K	=>	0x38/0x39
5.90K	=>	0x34/0x35
3.16K	=>	0x30/0x31
1.74K	=>	0x2C/0x2D
931K	=>	2x28/2x29
499	=>	2x24/2x25
GND	=>	2x20/2x21

Title: 36. Power Monitor			
Microsoft Confidential		Engineer: Surface	
Size	Project Name	Rev	
Cuspm	A	1.0.0.1	
Date: Thursday, April 26, 2018		Sheet 36	of 79


UEFI SPI ROM

(128Mb=16MB @104MHz)
Needs to >= 66MHz

U37001
W25Q128JVPIQ



DEBUG_SL
U37002
TS3A27518EZQSR



SPI_CLK = 20/33/50Mhz


[21] SPI_CLK
[21] SPI_SI
[21] SPI_SO
[21] SPI_WP_IO2
[21] SPI_HOLD_IO3_N
[21] SPI_CS0_N

SPI_CLK R37006 0 NDEBUG SL 0201
SPI_SI R37007 0 NDEBUG SL 0201
SPI_SO R37008 0 NDEBUG SL 0201
SPI_WP_N R37009 0 NDEBUG SL 0201
SPI_HOLD_N R37010 0 NDEBUG SL 0201
SPI_CS0_N R37011 0 NDEBUG SL 0201

IN1/IN2 = L => COM to NC
IN1/IN2 = H => NC to COM



Title: 37. SPI ROM UEFI		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Tuesday, May 01, 2018	Sheet 37 of 79	

Trusted Platform Module




TBL3801		
Lancelot RefDes	Nuvoton	NationZ
U38001	M1006791-002	X930840-002
R38002	NO STUFF	X813010-001
R38003	NO STUFF	NO STUFF
R38004	X813007-001	NO STUFF
R38005	X811786-001	NO STUFF
R38006	NO STUFF	X811786-001
R38015	X811786-001	NO STUFF
R38016	NO STUFF	NO STUFF
R38017	X811786-001	X811786-001
R38018	X811786-001	NO STUFF
R38019	X811786-001	NO STUFF

Title: 38. TPM		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 38 of 79	




U SPECIFIC

Title: 39. Temp Sensor/System Fan		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Tuesday, May 01, 2018	Sheet 39 of 79	




Vinafix.com	5		4		3		2		1	0	-1	-2	-3	-4	-5	-6	-7	-8	-9	-10	-11	-12	-13	-14	-15	-16	-17	-18	-19	-20	-21	-22	-23	-24	-25	-26	-27	-28	-29	-30	-31	-32	-33	-34	-35	-36	-37	-38	-39	-40	-41	-42	-43	-44	-45	-46	-47	-48	-49	-50	-51	-52	-53	-54	-55	-56	-57	-58	-59	-60	-61	-62	-63	-64	-65	-66	-67	-68	-69	-70	-71	-72	-73	-74	-75	-76	-77	-78	-79	-80	-81	-82	-83	-84	-85	-86	-87	-88	-89	-90	-91	-92	-93	-94	-95	-96	-97	-98	-99	-100	-101	-102	-103	-104	-105	-106	-107	-108	-109	-110	-111	-112	-113	-114	-115	-116	-117	-118	-119	-120	-121	-122	-123	-124	-125	-126	-127	-128	-129	-130	-131	-132	-133	-134	-135	-136	-137	-138	-139	-140	-141	-142	-143	-144	-145	-146	-147	-148	-149	-150	-151	-152	-153	-154	-155	-156	-157	-158	-159	-160	-161	-162	-163	-164	-165	-166	-167	-168	-169	-170	-171	-172	-173	-174	-175	-176	-177	-178	-179	-180	-181	-182	-183	-184	-185	-186	-187	-188	-189	-190	-191	-192	-193	-194	-195	-196	-197	-198	-199	-200	-201	-202	-203	-204	-205	-206	-207	-208	-209	-210	-211	-212	-213	-214	-215	-216	-217	-218	-219	-220	-221	-222	-223	-224	-225	-226	-227	-228	-229	-230	-231	-232	-233	-234	-235	-236	-237	-238	-239	-240	-241	-242	-243	-244	-245	-246	-247	-248	-249	-250	-251	-252	-253	-254	-255	-256	-257	-258	-259	-260	-261	-262	-263	-264	-265	-266	-267	-268	-269	-270	-271	-272	-273	-274	-275	-276	-277	-278	-279	-280	-281	-282	-283	-284	-285	-286	-287	-288	-289	-290	-291	-292	-293	-294	-295	-296	-297	-298	-299	-300	-301	-302	-303	-304	-305	-306	-307	-308	-309	-310	-311	-312	-313	-314	-315	-316	-317	-318	-319	-320	-321	-322	-323	-324	-325	-326	-327	-328	-329	-330	-331	-332	-333	-334	-335	-336	-337	-338	-339	-340	-341	-342	-343	-344	-345	-346	-347	-348	-349	-350	-351	-352	-353	-354	-355	-356	-357	-358	-359	-360	-361	-362	-363	-364	-365	-366	-367	-368	-369	-370	-371	-372	-373	-374	-375	-376	-377	-378	-379	-380	-381	-382	-383	-384	-385	-386	-387	-388	-389	-390	-391	-392	-393	-394	-395	-396	-397	-398	-399	-400	-401	-402	-403	-404	-405	-406	-407	-408	-409	-410	-411	-412	-413	-414	-415	-416	-417	-418	-419	-420	-421	-422	-423	-424	-425	-426	-427	-428	-429	-430	-431	-432	-433	-434	-435	-436	-437	-438	-439	-440	-441	-442	-443	-444	-445	-446	-447	-448	-449	-450	-451	-452	-453	-454	-455	-456	-457	-458	-459	-460	-461	-462	-463	-464	-465	-466	-467	-468	-469	-470	-471	-472	-473	-474	-475	-476	-477	-478	-479	-480	-481	-482	-483	-484	-485	-486	-487	-488	-489	-490	-491	-492	-493	-494	-495	-496	-497	-498	-499	-500	-501	-502	-503	-504	-505	-506	-507	-508	-509	-510	-511	-512	-513	-514	-515	-516	-517	-518	-519	-520	-521	-522	-523	-524	-525	-526	-527	-528	-529	-530	-531	-532	-533	-534	-535	-536	-537	-538	-539	-540	-541	-542	-543	-544	-545	-546	-547	-548	-549	-550	-551	-552	-553	-554	-555	-556	-557	-558	-559	-560	-561	-562	-563	-564	-565	-566	-567	-568	-569	-570	-571	-572	-573	-574	-575	-576	-577	-578	-579	-580	-581	-582	-583	-584	-585	-586	-587	-588	-589	-590	-591	-592	-593	-594	-595	-596	-597	-598	-599	-600	-601	-602	-603	-604	-605	-606	-607	-608	-609	-610	-611	-612	-613	-614	-615	-616	-617	-618	-619	-620	-621	-622	-623	-624	-625	-626	-627	-628	-629	-630	-631	-632	-633	-634	-635	-636	-637	-638	-639	-640	-641	-642	-643	-644	-645	-646	-647	-648	-649	-650	-651	-652	-653	-654	-655	-656	-657	-658	-659	-660	-661	-662	-663	-664	-665	-666	-667	-668	-669	-670	-671	-672	-673	-674	-675	-676	-677	-678	-679	-680	-681	-682	-683	-684	-685	-686	-687	-688	-689	-690	-691	-692	-693	-694	-695	-696	-697	-698	-699	-700	-701	-702	-703	-704	-705	-706	-707	-708	-709	-710	-711	-712	-713	-714	-715	-716	-717	-718	-719	-720	-721	-722	-723	-724	-725	-726	-727	-728	-729	-730	-731	-732	-733	-734	-735	-736	-737	-738	-739	-740	-741	-742	-743	-744	-745	-746	-747	-748	-749	-750	-751	-752	-753	-754	-755	-756	-757	-758	-759	-760	-761	-762	-763	-764	-765	-766	-767	-768	-769	-770	-771	-772	-773	-774	-775	-776	-777	-778	-779	-780	-781	-782	-783	-784	-785	-786	-787	-788	-789	-790	-791	-792	-793	-794	-795	-796	-797	-798	-799	-800	-801	-802	-803	-804	-805	-806	-807	-808	-809	-810	-811	-812	-813	-814	-815	-816	-817	-818	-819	-820	-821	-822	-823	-824	-825	-826	-827	-828	-829	-830	-831	-832	-833	-834	-835	-836	-837	-838	-839	-840	-841	-842	-843	-844	-845	-846	-847	-848	-849	-850	-851	-852	-853	-854	-855	-856	-857	-858	-859	-860	-861	-862	-863	-864	-865	-866	-867	-868	-869	-870	-871	-872	-873	-874	-875	-876	-877	-878	-879	-880	-881	-882	-883	-884	-885	-886	-887	-888	-889	-890	-891	-892	-893	-894	-895	-896	-897	-898	-899	-900	-901	-902	-903	-904	-905	-906	-907	-908	-909	-910	-911	-912	-913	-914	-915	-916	-917	-918	-919	-920	-921	-922	-923	-924	-925	-926	-927	-928	-929	-930	-931	-932	-933	-934	-935	-936	-937	-938	-939	-940	-941	-942	-943	-944	-945	-946	-947	-948	-949	-950	-951	-952	-953	-954	-955	-956	-957	-958	-959	-960	-961	-962	-963	-964	-965	-966	-967	-968	-969	-970	-971	-972	-973	-974	-975	-976	-977	-978	-979	-980	-981	-982	-983	-984	-985	-986	-987	-988	-989	-990	-991	-992	-993	-994	-995	-996	-997	-998	-999	-1000
-------------	---	--	---	--	---	--	---	--	---	---	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	-------




PCB trace width of MIC1-R/Mic1-L (Sleeve/Ring2) are required at least 40 mil for HP crosstalk consideration and its length should be as short as possible

Audio Jack/MIC1 Combo Jack




SPKR



Stereo Input (S.E.) Stereo Output-BTL

SPKR Trace Width
1. Maximum trace resistance for each channel less than 0.5 ohms.
2. Each of 4 traces, measured from CODEC to speaker connector, less than 0.25 ohms













Mode	Gain	RX (ohm)	RY (ohm)
Master	20dB	NC	0
	26dB	75K	15K
	32dB	65K	25K
	36dB	55K	35K
Slave	20dB	45K	45K
	26dB	35K	55K
	32dB	25K	65K
	36dB	0	NC




AM1	AM0	PWM SW Frequency (KHz)		
		Min.	Typical	Max.
Low	Low	300	400	500
Low	High	375	500	625
High	Low	450	600	750
High	High	750	1000	1250


Title: 42. Audio Amplifier		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 42 of 79	

For common BGA SSDs







SL1 DP mux to HDMI/DVI Dongle control









SL1 3P3V HPD power rail




Title: 46. SL HDMI MUX/3P3V_HPDP		
Engineer: Surface		
Size B	Project Name A	Rev 1.00
Date: Thursday, April 26, 2018	Sheet 46 of 76	











5					4					3					2					1				
D																								
C																								
B																								
A																								
Title: 51. Empty																								
Microsoft Confidential Engineer: Surface																								
Size		Project Name																			Rev			
B		A																			1.0.0.1			
Date: Thursday, April 26, 2018										Sheet 51 of 79														

Title: 52. Empty		
Microsoft Confidential	Engineer: Surface	
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 52 of 79	


mDP mux to HDMI/DVI Dongle control



NOTE:
Place ESD Diodes close to DP connector




NOTE:
Place those AC Caps near to DP connector.



Sensor Connector to IR and RGB Cameras, Left and Right Microphones, and ALS Sensor


To IR LED on
FPC through
J54001





Title: 54. Camera/Sensor Conn		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 54 of 79	



























Note: connect pins 1, 3, 4 together at the chip
Fat trace; 1uF input cap should be next to IC (pin 3-4)




U SPECIFIC

Title: 64. +5V Load SW		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 64 of 79	









U SPECIFIC

Title: 68. VCCGT		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 68 of 79	


HPD FOR SL1 (ONE/TWO WIRE UART)




SL1 port discharger
limit PSU anti-arc pulse voltage



Title: 69. SF1 POWER			
Microsoft Confidential		Engineer: Surface	
Size A2	Project Name A	Rev 1.0.0.1	
Date: Thursday, April 26, 2018	Sheet 69	of 79	





SMD RND 22.8mil	MTP72004	⌵	BKLT_FB1	[55,72]
SMD RND 22.8mil	MTP72005	⌵	BKLT_FB2	[55,72]
SMD RND 22.8mil	MTP72006	⌵	BKLT_FB3	[55,72]
SMD RND 22.8mil	MTP72007	⌵	BKLT_FB4	[55,72]
SMD RND 22.8mil	MTP72008	⌵	BKLT_FB5	[55,72]

isolated ground on layer 2 to tie Cin GND, Cout GND, and controller PGND together. Then tie this isolated ground plane to main GND under the exposed pads.








Title: 72. Backlight Controller		Rev	
Microsoft Confidential		Engineer: Surface	
Size	Project Name	Rev	
A2	A	1.0.0.1	
Date:	Tuesday, May 01, 2018	Sheet	72 of 79

5					4					3					2					1				
D																								
C																								
B																								
A																								

Title: 73. Empty									
Microsoft Confidential					Engineer:				
Size	Project Name								Rev
B	A								1.0.0.1
Date: Thursday, April 26, 2018					Sheet 73 of XX				






5					4					3					2					1				
D																								
C																								
B																								
A																								

Title: 74. Empty		
Microsoft Confidential		Engineer:
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 74 of XX	



U SPECIFIC

Title: 75. Clips		
Microsoft Confidential		
Engineer: Surface		
Size B	Project Name A	Rev 1.0.0.1
Date: Thursday, April 26, 2018	Sheet 75 of 79	1



Title: 76. TP's and Mech			
Microsoft Confidential		Engineer: Surface	
Size C	Project Name A	Rev 1.0.0.1	
Date: Thursday, April 26, 2018	Sheet 76	of 79	