

X1757/MLB

LAST_MODIFICATION= Tue May 5 21:26:43 2020

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	eli	08/27/2019
2	2	BOM Configuration		06/06/2019
3	3	BOM Configuration		06/06/2019
4	4	PD Parts		06/06/2019
5	5	SOC: Support	ref_soc_hl3g	05/04/2020
6	6	SOC: CIO, USB, RESETS, CLOCKS, SWD	ref_soc_hl3g	05/04/2020
7	7	SOC: AP I/Os	ref_soc_hl3g	05/04/2020
8	8	SOC: LPDP & MIPI	ref_soc_hl3g	05/04/2020
9	9	SOC: PCIE	ref_soc_hl3g	05/04/2020
10	10	SOC: AOP	ref_soc_hl3g	05/04/2020
11	11	SOC: POWER (DDR,SRAM)	ref_soc_hl3g	05/04/2020
12	12	SOC: POWER (IO)	ref_soc_hl3g	05/04/2020
13	13	SOC: POWER (SOC, CPU, GPU)	ref_soc_hl3g	05/04/2020
14	14	SOC: POWER (SRAM)	ref_soc_hl3g	05/04/2020
15	15	SOC: POWER (Fixed, PLL's, Filtered)	ref_soc_hl3g	05/04/2020
16	16	SOC: GND	ref_soc_hl3g	05/04/2020
17	17	SOC: GND-2	ref_soc_hl3g	05/04/2020
18	18	SOC: DESENSE CAPS	ref_soc_hl3g	10/08/2019
19	19	SPI NOR	ref_soc_hl3g	05/04/2020
20	21	SOC: Project Support		
21	50	Secure Element	ref_se_ceres	03/29/2020
22	51	BMU Connector, Btn Logic	tga_140	05/31/2019
23	52	PBUS SUPPLY & BATTERY CHARGER	ref_charger_suona	05/02/2020
24	53	BATTERY CHARGER SUPPORT	ref_charger_suona	05/02/2020
25	57	POWER: 3V8 AON (1/2)	ref_vr_iceman	04/20/2020
26	58	POWER: 3V8 AON (2/2)	ref_vr_iceman	04/20/2020
27	59	POWER: 3V8 AON SUPPORT	T585_REF_VR_ICEMAN_0.16	01/2019
28	77	PMU: SLAVE INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
29	78	PMU: SLAVE LDO	ref_pmu_sera_simetra	04/28/2020
30	79	PMU: SLAVE GPIO & GND	ref_pmu_sera_simetra	04/28/2020
31	80	PMU: Slave extra		
32	81	PMU: MASTER INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
33	82	PMU: MASTER BUCKS & GND	ref_pmu_sera_simetra	04/28/2020
34	83	PMU: MASTER LDO & GPIO	ref_pmu_sera_simetra	04/28/2020
35	84	PMU: Master extra		
36	121	Power: LDOs	tga_140	05/31/2019
37	122	POWER: 5V, 3V3 Support		
38	123	POWER: 5V S2	ref_vr_5v_1t8642s	04/20/2020
39	127	POWER: 3V3 S2	ref_vr_3v3_tps62135	01/02/2020
40	128	Power: Load Switches	tga_140	05/31/2019
41	130	I2C: SIO, DISP	eli	10/15/2019
42	131	I2C: ISP, AOP	T668	08/01/2019
43	132	I2C: SMC	T668	08/01/2019
44	135	SENSORS: POWER HIGH SIDE (1/2)	t668	08/27/2019
45	136	SENSORS: POWER HIGH SIDE (2/2)	t668	08/27/2019

LAST_MODIFICATION= Tue May 5 21:26:43 2020

PAGE	CSA		SYNC	DATE
46	138	SENSORS: POWER LOW SIDE (1/2)	t668	08/27/2019
47	140	SENSORS: POWER SUPPORT	t668	08/27/2019
48	141	Sensors: Thermal		
49	144	SENSORS: MOTION	t668	09/27/2019
50	149	RIO Connector	tga_140	05/31/2019
51	150	USB-C: High Speed ATC0	ref_usbc_ace2	04/24/2020
52	151	USB-C: High Speed ATC1	ref_usbc_ace2	04/24/2020
53	152	USB-C: Support 1 ATC01	ref_usbc_ace2	04/24/2020
54	153	USB-C: Support 2 ATC01	ref_usbc_ace2	04/24/2020
55	154	USB-C: Port Controller ATC0	ref_usbc_ace2	04/24/2020
56	155	USB-C: Port Controller ATC1	ref_usbc_ace2	04/24/2020
57	156	USB-C: Connector(s)	ref_usbc_ace2	09/26/2019
58	157	USB-C: HS Level Shifters	ref_usbc_ace2	04/24/2020
59	159	USB-C: Project Specific		
60	200	WIFI/BT: MODULE	ref_wireless_rasputin	04/28/2020
61	201	WIFI/BT: ANTIENNA and GND	ref_wireless_rasputin	04/28/2020
62	220	STORAGE: SSD0 S5E <0>	ref_storage_s5e	05/02/2020
63	221	STORAGE: SSD0 S5E <1>	ref_storage_s5e	05/02/2020
64	224	STORAGE: NON OCARINA SUPPORT	ref_storage_non_ocarina	04/24/2020
65	230	STORAGE: SSD Support	T668	08/01/2019
66	231	SECDIS: MIPI MUX	ref_secdis_mipimux	10/07/2019
67	236	eDP Display Connector	tga_140	05/31/2019
68	237	DISPLAY POWER SEQUENCER	ref_panelpwr_bnj	05/02/2020
69	238	BEN: CONTROLLER	ref_blc_ben	11/20/2019
70	239	BEN: KEYBOARD	ref_blc_ben	11/20/2019
71	242	SECDIS: AMR	ref_secdis_amr	10/21/2019
72	243	SECDIS: FPGA	ref_secdis_sak	04/28/2020
73	244	Audio Level Shifters	ref_spkramp_tas5770	11/18/2019
74	246	AUDIO AMPLIFIERS (1/2)	ref_spkramp_tas5770	04/20/2020
75	248	Audio Connectors	tga_140	05/31/2019
76	253	Trackpad Support	ref_ipd_oregano	08/01/2019
77	254	IPD Combined Connector	card_ipd_oregano	08/01/2019
78	260	Power Aliases - 1	tga_140	05/31/2019
79	261	Power Aliases - 2	tga_140	05/31/2019
80	263	Signal Aliases 1		
81	264	Signal Aliases 2		
82	270	DEBUG	tga_140	05/31/2019
83	281	Desense		
84	500	17.2 RULES	eli	10/15/2019
85	501	17.2 PHYSICAL CSETS	eli	10/15/2019
86	502	17.2 SPACING CSETS, ISO	eli	10/15/2019
87	503	17.2 SPACING CSETS, CLASS-CLASS	eli	10/15/2019
88	601	BOM OPTION TABLES	t668	11/01/2019
89	602	BOM GROUPS	t668	11/01/2019
90	610	BOM Alternates		

A Module Parts

TBT Burnside Bridge

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338800561	2	IC,TBT,BBR,BL#07,FRQ_A1,BGA105	UF000,UF100	CRITICAL	TBT_BB:FRQA1

Ace2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353802158	2	IC,C35217,ACE2,B2,C35B PWR SW W/07,BGA133	UF400,UF500	CRITICAL	ACE2:B2_BGA

eUSB Level Shifter

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998~20641	2	IC,FAN607,C35E224,B0,OTP-6,C35P5	UF700,UF750	CRITICAL	EUSB_LS:B0_OTP6
338800628	2	IC,FAN607,C35E228,B0,LAN0,OTP-6,C35P5	UF700,UF750	CRITICAL	EUSB_LS:B0_LSL0_OTP6

Secure Element

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998~19915	1	IC,BG210V,B1,C35E3,DEV_V7,SN#07,MLC35B1	U5000	CRITICAL	SE:DEV_SW_V7
998~21255	1	IC,BG210V,B1,C35E3,DEV,SN#03,MLC35B1	U5000	CRITICAL	SE:DEV_SW_H3
338800630	1	IC,BG210V,B1,C35E3,PROD,VER#01,MLC35B1	U5000	CRITICAL	SE:PROD_SW_MU

B Programmable Parts

TBT ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335800133	1	IC,EPI SERIAL FLASH,8MBITS,3.0V,US08B	UF260	CRITICAL	TBT_ROM:BLANK
335800232	PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
	335800133	TBT_ROM:BLANK	UF260	rdar://problem/50598337	
341S01617	1	ROM,TBT/ACE (V31.5) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP0
341S01676	1	ROM,TBT/ACE (V2.45.0.7) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP1

SOC ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
998~20613	1	IC,EPI SERIAL FLASH,64MBIT,1.8V,AS08B	U1970	CRITICAL	SOC_ROM:BLANK_ORIG	
335800494	1	IC,EPI SERIAL FLASH,64MBIT,1.8V,633,0208	U1970	CRITICAL	SOC_ROM:BLANK	
335800500		PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
		335800494	SOC_ROM:BLANK	U1970	rdar://problem/59964804	

A BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	SCHEM,PCBF,ALTERNATE,COMMON,CNN_IC,MLB_PROGPARTS,MLB_USBC,MLB_POWER,MLB_WIRELESS,MLB_MECH,MLB_MISC,MLB_BLC,EVT,SECDIS_EXT_CLK,DWIC_CLK_100MH
MLB_USBC	TBT_BB:PRQA1,ACE2:B2_BGA,UPC_ATCRIMR_INT,UPC_EUSBLS_INT,EUSB_LS:B0_LSB1_OTP6
MLB_PROGPARTS	WFBT_ROM:BLANK,SOC_ROM:BLANK,TBT_ROM:PP1,SE:PROD_SW_MU
MLB_POWER	PBUS_3S,MPMU_IC:B0,SPMU_IC:A1,P3V8AON_IC:A1_R0B0
MLB_WIRELESS	WLBT:ES6_3_M
MLB_MECH	SHLD_CAN_BSB:EVT,SHLD_CAN_ICE:EVT
MLB_MISC	BOARD_ID,SYSDET:FET,BOOT_CONFIG2,LOADISNS
MLB_DEV	DEVELOPMENT,WLBT_DBG,USBC_DBG
MLB_BLC	BLC_BEN_IC:V7,BLC_LEDS_PER_STRING:16,BLC_5V_CAP:4P7_UF,BLC_5V_SERIES:10_OHM,BLC_KBD_BOOST_USED:YES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
685-00339	1	COMMON PARTS,MLB,X1757	CBOM	CRITICAL	CMN_PARTS_BOM
685-00377	1	PARTS_SSDNAND1,MLB,X1757	PIBOM	CRITICAL	PARTS_SSDNAND1
985-01176	1	DEV PARTS,MLB,X1757	DEV1	CRITICAL	DEV_PARTS_BOM
051-05392	1	SCHEM,MLB,X1757	SCHEM	CRITICAL	SCHEM
820-02016	1	PCBF,MLB,X1757	PCBF	CRITICAL	PCBF

B Build Specific Groups

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARDID1,BOARDID2
PROTO0	BOARD_REV3,BOARD_REV2,BOARD_REV1,BOARD_REV0
PROTO1	BOARD_REV3,BOARD_REV2,BOARD_REV1
EVT	BOARD_REV3,BOARD_REV2,BOARD_REV0

Pull-ups: 0x0000110
Pull-downs: 0x0000
Pull-downs: 0x0001
Pull-downs: 0x0002

C DC/DC BOM Groups

BOM GROUP	BOM OPTIONS
DCDC_COMMON	SCHEM,PCBF,COMMON,DCDC_USBC,MLB_POWER,MLB_MECH,MLB_MISC,MLB_BLC,EVT
DCDC_USBC	UPC_ATCRIMR_INT,UPC_EUSBLS_INT

D Reference Design Pack Options

PACK_OPTIONS TO INCLUDE IN NETLIST
USBC_SPI_UPCO
USBC_DEBUG_UPCO
USBC01_VR5V_LOCAL_NO
USBC_LAPTOP
NO_DFR
FTCRM
HAS_LID


PACK_OPTIONS TO INCLUDE IN NETLIST
5V_S2_PBUS-D12
3V3_S2_PBUS-D2
3V8_AON_PBUS-B12
3V8_AON_I2C-DEV
NO_AMR_INTERPOSER_LEFT
NO_AMR_INTERPOSER_RIGHT
PKGS:SMALL_PITCH
ACE2_SS_CAP

PACK_OPTIONS TO INCLUDE IN NETLIST
PROD_SECDIS
JTAG_SECDIS:NO
PROTO_PULLDOWN_SECDIS
80UM_STEN
INTERNAL_DISPLAY
CHGR_40W


PACK_OPTIONS TO INCLUDE IN NETLIST
SUNWAY
WLBT_DBG_CONN
SPKRAMP_A
PORTABLE
SMALL_NOR
SPKRAMP_LVL_SON

PACK_OPTIONS TO INCLUDE IN NETLIST
CHGR_TP
CHGR_TP_BOT
3V8_EXT_DIODE


A Mounting Holes



B Heatsink Mounting Holes




C Antenna Cowling Bosses



D Burnside Bridge Shield Can

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-19070	1	SHIELD CAN,BURNSIDE BRIDGE,X1419	SHLD1	CRITICAL	SHLD_CAN_BSB
806-26240	1	SHIELD CAN,BURNSIDE BRIDGE,X1739	SHLD1	CRITICAL	SHLD_CAN_BSB:EVT

Plated slots for shield can



E Sled, Thermal Module

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-25230	2	SLED,SOLDER,X1757	SLD1,SLD2	CRITICAL	

F Inductor Shield Fence


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-27192	1	SHIELD FENCE, ICEMAN, INDUCTORS,X1739	SHLD2	CRITICAL	SHLD_CAN_ICE
806-27475	1	SHIELD,FENCE, INDUCTORS,X1739	SHLD2	CRITICAL	SHLD_CAN_ICE:EVT

Plated slots for shield can




OK2INTEGRATE

BOOT CONFIG ID




BOARD ID




BOARD REVISION

NOTE: STUFFING RESISTOR MEANS 0



SEP EEPROM (128-Kbit)

(Write: 0xA2, Read 0xA3)
APN:335S00455




OCELOT I2C pulls


PIN DELAY MAPPING FILE	
REFERENCE ORIGINATOR	FOR DELAY CSV FILE NAME
U0600	TGA_PINDELAY_2020_03_26.csv

SOC: Support	
DRAWING NUMBER	051-05392
REVISION	4.0.0
BRANCH	evt-1
PAGE	5 OF 801
SHEET	5 OF 92

OMIT_TABLE

BOM_COST_GROUP=SOC


all signals are 1.2 unless otherwise specified.
all signals on this page reference PP1V2_AWAKE_GRP if they are 1.2V
if they are 1.8V they reference PP1V8_AWAKE_GRP



UPC_FORCE_PWR will likely be removed in the future

TOUCHID_PWR_EN gets
pulled up to S2 on
TOUCHID page
This is OK because
the GPIO is failsafe


PD needed on DFR PAGE




Use UART2 if your wireless module is 1.2V IO

1.8V IO

R2D is for desktop only



SOC: LPDP & MIPI



BOM_COST_GROUP=SOC


DRAWING NUMBER				051-05392	SIZE
REVISION				4.0.0	
BRANCH				evt-1	
PAGE				8 OF 801	
SHEET				8 OF 92	

OK2INTEGRATE




SOC: PCIE

PER PCISIG SPEC, AC COUPLING CAPS SHOULD BE BETWEEN
75 NF AND 265 NF FOR GEN1/2 AND BETWEEN
176 NF AND 265 NF FOR GEN 3/4

R0970 IS NEEDED DUE TO RDAR://53793006



TO BE CHECKED WITH SEG- DO NOT MATCH WITH SILVAL
IS THE PULL-UP VOLTAGE CORRECT?




BOM_COST_GROUP=SOC

DRAWING NUMBER		051-05392	SER
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		9 OF 801	
SHEET		9 OF 92	

OK2INTEGRATE

AOP, NUB, and SMC GPIO's are referenced to PP1V25_S2_AOP

SOC: AOP


DOC_ATTENTION should be a TP
for non dev programs,SOC_SW_DBG SHOULD GO TO
A LED IF POSSIBLE.
NEEDS A TEST POINT AT MINIMUMFIXTURE_MODE_L should be aliased to a TP
for non dev programs,
The TP is required

SOC DOCK CONNECT

BOM_COST_GROUP=SOC

SOC: AOP		
DRAWING NUMBER	051-05392	SIG D
REVISION	4.0.0	
BRANCH	evt-1	
PAGE	10 OF 801	
SHEET	10 OF 92	


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00139	138S00138		ALL	4.7UF 20% 4V 0201
138S00164	138S00138		ALL	4.7UF 20% 4V 0201



2 | 1

OK2INTEGRATE

SOC: POWER (IO)




SOC: POWER (IO)		
DRAWING NUMBER	051-05392	SIZ D
REVISION	4.0.0	
BRANCH	evt-1	
PAGE	12 OF 801	
SHEET	12 OF 92	

BOM_COST_GROUP=SOC

SOC: POWER (CPU, GPU)


OK2INTEGRATE




SOC: POWER (SOC, CPU, GPU)			
DRAWING NUMBER	051-05392	S12R	D
REVISION	4.0.0		
BRANCH	evt-1		
PAGE	13 OF 801		
SHEET	13 OF 92		

BOM_COST_GROUP=SOC

SOC: POWER (SRAM, SOC)




U0600
TMLR68A0-B09
BGA
SYM 13 OF 23



A


SOC: GND (1)
















1

OK2INTEGRATE

SOC: GND (2)







BOM_COST_GROUP=DESENSE

SYNC_MASTER=ref_soc_h13g		SYNC_DATE=10/08/2019	
PAGE TITLE			
SOC: DESENSE CAPS			
<div>I: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE !! NOT TO REPRODUCE OR COPY IT !!! NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div>		DRAWING NUMBER	S12R
		051-05392	D
		REVISION	
		4.0.0	
		BRANCH	
		evt-1	
		PAGE	
		18 OF 801	
		SHEET	
		18 OF 92	

OK2INTEGRATE

SPI NOR (1.8V 64 M-BIT)



SYNCH_MASTER=ref_soc_h13g		SYNCH_DATE=05/04/2020	
PAGE TITLE			
SPI NOR			
<div></div>	DRAWING NUMBER		SHEET
	051-05392		D
	REVISION		
	4.0.0		
	BRANCH		
evt-1			
PAGE			
19 OF 801			
SHEET			
19 OF 92			

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


BOM_COST_GROUP=SOC

A Series Terminations


TCON SPI Interface




Speaker Amp TDM Interface




Trackpad SPI Interface




Master PMU SPI Interface




Slave PMU SPI Interface




SPMI Interface




AOP Gyro SPI Interface





B BOOT Config Aliases




C SSD S5E Data/Clock Aliases



D Test Points



E Pull Down Resistors





SOC: Project Support

- VBAT supply ramp time: 20ms

Ceres - Secure Element


*** OK2INTEGRATE ***



<rdar://problem/52067756> [SN200V] Wired Mode SE Only Reference Design Material
<rdar://problem/45108950> Mac - Venus Reference guide and De-coupling requirements

BOM_COST_GROUP=SECURE ELEMENT

SYNOPSIS: <u>WFOref_se_cases</u>		SYNOPSIS DATE: <u>03/29/2003</u>	
Secure Element			
	DRAWING NUMBER		SIZER
	051-05392		D
	REVISION		
	4.0.0		
	BRANCH		
evt-1			
PAGE			
50 OF 801			
SHEET			
21 OF 92			



BMU output is enabled after power is supplied by other means, such as USB-C connector. MLB is thus unpowered during system assembly.

BMU Connector, Btn Logic	




*** OK2INTEGRATE ***

CHGR I2C Level Translation

SMBUS_CHGR_1V8_[SCL/SDA]: Level translation circuit to be placed in project specific I2C page.


CHGR_INT_L Level Translation

Stuff R5320 in case, glitch during power sequencing is a concern.




CHGR_AUX_OK Pull Up

Pull up to MPMU LDO3, or rely on MPMU internal pull up.
OK, to completely remove pull up, but consult PMU architecture and check OTP before that.




Delay for 3.8V VR Enable

RDAR://59315467
R5340 and C5340 might need tweaking after charz.




BATTERY CHARGER SUPPORT	
DRAWING NUMBER	051-05392
REVISION	4.0.0
BRANCH	evt-1
PAGE	53 OF 801
SHEET	24 OF 92

4




BOM_COST_GROUP=PLATFORM POWER


*** OK2RELEASE ***




A PP5V_S2 to PP3V8_AON VDRV Connection




B PP3V8_AON Probe Points



C PPBUS_AON Bulk Capacitance




D PP3V8_AON Current Sense



E PP3V8_AON Current Sense Cal Control Circuit

LTSpice:




\$X1757GHUB/mlb/sim/ltspace/pp3v8_aon_vddmain/pp3v8_aon_vddmain_current_sense.asc

SYNCR MASTER=T585_REF_VR_ICEMAN_0.36.0		SYNCR DATE=10/11/2019			
PAGE TITLE					
POWER: 3V8 AON SUPPORT					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	051-05392	SIZ	D
		REVISION	4.0.0		
		BRANCH	evt-1		
		PAGE	59 OF 801		
		SHEET	27 OF 92		

BOM_COST_GROUP=PLATFORM POWER


SLAVE PMU BUCKS



SLAVE PMU LDO

LDO INPUTS


LDO OUTPUTS



BOM_COST_GROUP=PLATFORM POWER




PMU: SLAVE LDO

SLAVE PMU GND,ADC,& GPIO






PMU: SLAVE // GPIO & GND

BOM_COST_GROUP=PLATFORM POWER



29	NC SPMU VLD06	==	NC SPMU VLD06	==	MAKE_BASE=TRUE	NO_TEST=1
29	CAP PPSPMU VLD09	==	CAP PPSPMU VLD09	==	MAKE_BASE=TRUE	
29	NC SPMU VLD015	==	NC SPMU VLD015	==	MAKE_BASE=TRUE	NO_TEST=1
29	NC SPMU VLD017	==	NC SPMU VLD017	==	MAKE_BASE=TRUE	NO_TEST=1
29	NC SPMU VLD018	==	NC SPMU VLD018	==	MAKE_BASE=TRUE	NO_TEST=1
29	NC SPMU EXT32K IN	==	NC SPMU EXT32K IN	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO1	==	NC SPMU GPIO1	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO2	==	NC SPMU GPIO2	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO4	==	NC SPMU GPIO4	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO5	==	NC SPMU GPIO5	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO6	==	NC SPMU GPIO6	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO7	==	NC SPMU GPIO7	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO8	==	NC SPMU GPIO8	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO9	==	NC SPMU GPIO9	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO10	==	NC SPMU GPIO10	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO11	==	NC SPMU GPIO11	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO12	==	NC SPMU GPIO12	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO13	==	NC SPMU GPIO13	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO14	==	NC SPMU GPIO14	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO15	==	NC SPMU GPIO15	==	MAKE_BASE=TRUE	NO_TEST=1
30	NC SPMU GPIO16	==	NC SPMU GPIO16	==	MAKE_BASE=TRUE	NO_TEST=1




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138e00336	5	CAP,CER,10UF,10V,16V,X6S,MR,0402	C5151,C8022,C8025,C8028,C8031		

PAGE TITLE		PMU: Slave extra	
		DRAWING NUMBER	051-05392
		REVISION	4.0.0
		80 OF 801	

BOM_COST_GROUP=PLATFORM POWER

I: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II: NOT TO REPRODUCE OR COPY IT
III: NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV: ALL RIGHTS RESERVED

MASTER PMU BUCKS



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103S00385	1	RES,TK,887KOHM,0.1%,1/20W,0201	R8100	CRITICAL	PMU_3S
103S00480	1	RES,MF,453KOHM,0.1%,1/20W,0201	R8101	CRITICAL	PMU_3S
103S00481	1	RES,MF,910KOHM,0.1%,1/20W,0201	R8100	CRITICAL	PMU_12VDCIN
103S00443	1	RES,MF,280KOHM,0.1%,1/20W,0201	R8101	CRITICAL	PMU_12VDCIN
103S00385	1	RES,TK,887KOHM,0.1%,1/20W,0201	R8100	CRITICAL	PMU_15P8VDCIN
103S00086	1	RES,MF,205KOHM,0.1%,1/20W,0201	R8101	CRITICAL	PMU_15P8VDCIN

== FOR 3S BATTERY


== FOR 12V DCIN

== FOR 15.8V DCIN


BOM_COST_GROUP=PLATFORM POWER

PMU: MASTER INPUT PWR & BUCKS

MASTER PMU BUCKS & GND



MASTER PMU LDO, ADC, & GPIO



*** OK2INTEGRATE ***

5V_S2 Voltage Regulator


SET ONE OPTION FOR PBUS CAPS

PACK OPTION=5V S2 PBUS-B12

PACK_OPTION=5V-S2-PBUS-D2

PACK_OPTION=5V_S2_PBUS-D12

START UP TIME < 15 MS



SYNC_MASTER=ref_vr_5v_1t86428
PAGE TITLE

POWER: 5V S2

BOM_COST_GROUP=PLATFORM POWER


* OK2INTEGRATE *

3V3_S2 VR

SET ONE OPTION FOR PBUS CAPS


- PACK_OPTION=3V3_S2_PBUS-B12
- PACK_OPTION=3V3_S2_PBUS-D2
- PACK_OPTION=3V3_S2_PBUS-D12
- PACK_OPTION=3V3_S2_PBUS-25V_D2

START UP TIME <5 MS



A PP3V3_S2SW_IPD Load Switch & e-Fuse


LTSpice



RC Delay: 25.5 ms
Current Limit: 490mA
 $RLIM = 2000 / (490mA - 0.04) = 4.44k$ (4.42k)
/FLT Open Drain
Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8_AON))
\$X1757GHUB/mlb/sim/ltspice/ocp_rc_filters/ocp_filters.asc


B PP5V_S2SW_IPD Load Switch & e-Fuse

LTSpice




RC Delay: 4.7 ms
Current Limit: $1.35A = 1.25A$ (KBDBKLT) + 100mA (IPD)
 $RLIM = 2000 / (1.35A - 0.04) = 1.5267k$ (1.5k)
/FLT Open Drain
Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8_AON))
\$X1757GHUB/mlb/sim/ltspice/ocp_rc_filters/ocp_filters.asc

C PPBUS_AONSW_IPD Load Switch & e-Fuse




Current Limit: 3A
 $RLIM = 2000 / (3A - 0.04) = 676$ (665)
/FLT Open Drain
Self-Controlled (EN = 3.13V to 5.93V)


D IPD OCP Fault




E PP3V3_S2SW_SNS Load Switch



F PP1V8_S2SW_VDD1 Load Switch



G IPD_PWR_EN Gating Logic




Radar:



Power: Load Switches


SIO I2C0

DEVICE DEV WR RD
ACE 0 0x38 0x70 0x71
ACE 1 0x3F 0x7E 0x7F




SIO I2C1

DEVICE DEV WR RD
SPKRAMP L 0x31 0x62 0x63



SIO I2C2


DEVICE DEV WR RD



UNUSED


SIO I2C3

DEVICE DEV WR RD
SPKRAMP R 0x34 0x68 0x69
CODEC 0x48 0x90 0x91



SIO I2C4


DEVICE DEV WR RD



UNUSED

DISP I2C

DEVICE DEV WR RD
LP8549 0x2C 0x58 0x59



BOM_COST_GROUP=SMC

SYMC_MASTER=7668		SYMC_DATE=08/01/2015			
PAGE TITLE					
I2C: SIO, DISP					
		DRAWING NUMBER		SIZE	
		051-05392		D	
		REVISION			

ISP I2C0

DEVICE DEV WR RD

UNUSED


ISP I2C1

DEVICE DEV WR RD

UNUSED

ISP I2C2

DEVICE DEV WR RD
CAMERA 0x10 0x20 0x21
IMAGE SENSOR 0x36 0x6C 0x6D




ISP I2C3

DEVICE DEV WR RD

UNUSED


AOP I2C0

DEVICE DEV WR RD
ALS 0x29 0x52 0x53



AOP I2C1


DEVICE DEV WR RD



UNUSED


SMC I2C0

DEVICE DEV WR RD
CHARGER 0x09 0x12 0x13
BMU 0x0B 0x16 0x17




SMC I2C1

DEVICE DEV WR RD
ACE 0 0x38 0x70 0x71
ACE 1 0x3F 0x7E 0x7F



SMC I2C2


DEVICE DEV WR RD
TBD 0x- 0x- 0x-



UNUSED


SMC I2C3

DEVICE DEV WR RD
PALMTEMP 0x4C 0x98 0x99



SMC I2C4


DEVICE DEV WR RD
TBD 0x- 0x- 0x-




UNUSED

I2C: SMC	


A 5V S2 VR High Side Current Sensor (IO5R)



B 3V3 S2 VR High Side Current Sensor (IO3R)




C PPBUS Voltage Sensor (VP0R)




\$X1757GHUB/mlb/sim/ltspice/vp0r_sense/vp0r_pbus_vsense_pulse_diodesinc.asc
\$X1757GHUB/mlb/sim/ltspice/vp0r_sense/vp0r_pbus_vsense_pulse_onsemi.asc


D DCIN Voltage Sensor (VD0R)



E DCIN Current Sensor (ID0R)




F BMON Current Sensor (IPBR)



SENSORS: POWER HIGH SIDE (1/2)


A LCD Backlight High Side Current Sensor (IBLR)

GAIN: 100X, EDP: 0.6 A
RSENSE: 0.025 (RP800) OR SHORT
VSENSE: 15 mV, RANGE: 0.6 A
SPMU AMUX_A<0>




A WLAN BT 3V3 S2 Current Sensor (IW3C)

GAIN: 100X, EDP: 1.5 A
RSENSE: 0.01 (RD810) OR SHORT
VSENSE: 15 mV, RANGE: 1.5 A
SPMU AMUX_B<2>




B Left Speaker Amplifier Current Sensor (Ixxx)

GAIN: 100X, EDP: 2.6 A
RSENSE: 0.005 (RD820) OR SHORT
VSENSE: 13 mV, RANGE: 3.3 A



C Keyboard LED 5V Current Sensor (IKBC)


GAIN: 100X, EDP: 0.24 A
RSENSE: 0.05 (RD880) OR SHORT
VSENSE: 12 mV, RANGE: 0.33 A
SPMU AMUX_A<1>




SENSORS: POWER LOW SIDE (1/2)

A ADC Input Aliases



MASTER PMU AMUX ALIAS



SLAVE PMU AMUX ALIAS




B SOC Sense Lines




C I/V Sensor Ground Reference Aliases

Master PMU ADC Ground Alias




Slave PMU ADC Ground Alias



SENSORS: POWER SUPPORT


A Master PMU TDEV1 (Txxx)

Location: 3.8V AON VR




B Master PMU TDEV2 (Txxx)

Location: SoC back side ?




C Master PMU TDEV3 (TIOP)

Location: Thunderbolt Proximity




D Master PMU TDEV4 (TWOP)

Location: Wireless Proximity




E Master/Slave PMU VSS Connection




F Master PMU TDEV5 (TPMP)

Location: Master PMU Proximity




G Master PMU TDEV6 (Txxx)

Location: NAND, TBD




H Master PMU TDEV7 (TCHP)

Location: Charger Proximity




I Master PMU TDEV8 (TMVR)

Location: Main VR (PP3V8_AON_VDDMAIN)




J Slave PMU TDEV1 (Txxx)

Location: TBD




K Slave PMU TDEV2 (TH0T)

Location: NAND Proximity




L Slave PMU TDEV3 (Txxx)

Location: TBD




M Slave PMU TDEV4 (TSCD)

Location: SOC Proximity



N Slave PMU TDEV5 (TPSP)

Location: Slave PMU Proximity





Page Title Sensors: Thermal


OPEN ITEMS:

FERRITE IS PLACEHOLDER ONLY
J417 USES 1555S0686 (01005)
MUST FIND PROPER PART, IF ONE IS NEEDED AT ALL
WHAT DOES SM SCAN MODE PIN DO AND WHY IS IT GROUNDED ON J417?


KOBOL: ACCEL & GYRO




SPI LEVEL TRANSLATION




RIO Board Connector



B TOUCHID Power Enable Pull-Up

















C RIO Control Capacitors






RIO Connector

```
** OK2INTEGRATE **
```

USBC HIGH-SPEED AC COUPLING



3.3V LDO




USB-C: High Speed ATC0






BOM COST GROUP=TBT

** OK2INTEGRATE **






USBC HIGH-SPEED AC COUPLING



Caps and connector must be aliased to BBR signals.
Lanes 1 and 2 can be swapped, both pairs, both sides; all or nothing.
Inputs can be polarity inverted independently per pair.
All swaps and inversions must be communicated to TBT Firmware team.








3.3V LDO




BOM_COST_GROUP=TBT

USB-C: High Speed ATC1


NOTICE OF PROPRIETARY PROPERTY:



** OK2INTEGRATE **




Main Debug Port



Non-debug Port


Unused ports



BOM_COST_GROUP=USB-C

USB-C: Support 2 ATC01



```
** OK2INTEGRATE **
```



B

BOM_COST_GROUP=USB-C


OK2INTEGRATE



BOM_COST_GROUP=USB-C

----- Reference only -----


Left Rear Port




Left Front Port

BOM_COST_GROUP=USB-C

** OK2INTEGRATE **




PARROT 0 I2C/RESET LEVEL SHIFTERS





TBT LS RX/TX LEVEL SHIFTERS

SOC



BBR Retimer




PARROT 1 I2C/RESET LEVEL SHIFTERS




BOM_COST_GROUP=USB-C



Alias Debug Reset signal to ATC0 Debug Level Shifter (UF700)



Tie ACE2 Pin C4 (GPIO6) together and alias to UPC_FORCE_PWR.




*** OK2INTEGRATE ***

RASPUTIN WIFI/BT MODULE

FOR HOSTINTERFACE TABLES REFER TO:
RDAR://PROBLEM/53187294

FOR DESIGN, DOCUMENTATION,
SYSTEM INTEGRATION QUESTIONS:
RDAR://PROBLEM/44786407



RASPUTIN BOM TABLE:

Part#	Qty	Description	Reference Designator(s)	Critical	BOM Option
339S00763	1	NEEDLE, W/AN ST, BAGPOTIN, E56-11, N, LGR049	UL000	CRITICAL	

RASPUTIN ALTERNATE BOM:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00758	339S00763	ANY	UL000	RASPUTIN US1 ES6.5

Timing diagram for the CL010 and CL009 comparators. The diagram shows two input signals, PCIE_WLBT_R2D_C_P and PCIE_WLBT_R2D_C_N, and two output signals, PCIE_WLBT_R2D_P and PCIE_WLBT_R2D_N. The inputs are square waves with a period of 10 ns and a duty cycle of 50%. The outputs are square waves with a period of 10 ns and a duty cycle of 50%. The CL010 output is inverted relative to the CL009 output. The diagram is labeled with GND_VOID=TRUE and PLACE_NEAR=UL000.142:4MM.

RL002

60 WLE1T_CLKREQ0_R_L 1K 201 9 60

1/20W 5% MF

GRD_VOID=TRUE PLACE_NEAR=U6000.BF30:10MM

60 PCIE_WLE1T_D2R_C_P 0.1UF 1 2 CERM-X5R 0201 PCIE_WLE1T_D2R_P 9 60

6.3V 10% 1 2

CL008










60 PCIE_WLE1T_D2R_C_N 0.1UF 1 2 CERM-X5R 0201 PCIE_WLE1T_D2R_N 9 60

6.3V 10% 1 2

CL007





GRD_VOID=TRUE PLACE_NEAR=U6000.BF30:10MM

DOM_COST_GROUP=WIRELESS

TPL001		1	PMU_CLK32K_WLBT	14	60	61
	TP-P55		PLACE_SIDE-BOTTOM			
TPL002		1	WLBT_PWR_EN	14	60	61
	TP-P55		PLACE_SIDE-BOTTOM			
TPL003		1	WLBT_WAKE	14	60	61
	TP-P55		PLACE_SIDE-BOTTOM			
TPL004			TPT_WLAN_JTAG_TCK	60	60	
	TP-P55					
TPL005			TPT_WLAN_JTAG_TMS	60	60	
	TP-P55					
TPL006			TPT_WLAN_JTAG_TDI	60	61	60
	TP-P55					
TPL007			TPT_WLAN_JTAG_TDO	60	61	60
	TP-P55					
TPL008			TPT_WLAN_JTAG_TRSTN	60	60	
	TP-P55					
TPL009			WLAN_JTAG_SEL	60		
	TP-P55					

TPL012	TP-P55	BT TIME SYNC 1V8 PLACE_SIDE=BOTTOM	7 60 61
TPL013	TP-P55	NC ET GPIO 4 PACK_IGNORE=TRUE PACK_OPTION=CARLSBERG	60 60
TPL014	TP-P55	BT R1 TIME SYNC PACK_IGNORE=TRUE PACK_OPTION=CARLSBERG	60 61


TPL017	TP-P55	UART WLAN R2D	7	60
TPL018	TP-P55	UART WLAN D2R	7	60
TPL019	TP-P55	UART WLAN R2D RTS L	7	60
TPL020	TP-P55	UART WLAN D2R CTS L	7	60
TPL021	TP-P55	WLAN TIME SYNC 1v8 PLACE_SIDE=BOTTOM	60	61
TPL022	TP-P55	WLAN CONTEXT A PLACE_SIDE=BOTTOM	10	60 61
TPL023	TP-P55	WLAN CONTEXT B PLACE_SIDE=BOTTOM	10	60 61
TPL024	TP-P55	NC SPI1 WLBT CLK 1v8 PACK_IGNORE=TRUE PACK_OPTION=CARLSBERG	60	80
TPL025	TP-P55	NC SPI1 WLBT DAT 1v8 PACK_IGNORE=TRUE PACK_OPTION=CARLSBERG	60	80

PPL030  1 PCIE_CLK100M_WLBT_P 9 60
 PPL031  1 PCIE_CLK100M_WLBT_N 9 60
 TPL032  WLBRESET_L 9 60 61
 TPL033  WLBCLKREO_L 9 60 61

PAGE TITLE	WIFI/BT: MODULE

*** OK2INTEGRATE ***


RASPUTIN WIFI/BT MODULE GND




ANTENNA CONNECTORS

2G_C1
5G_C0
BT_C0

2G_C0
5G_C1
BT_C1



WLBT DEBUG CONNECTOR




WIFI/BT: ANTENNA and GND

NANDO S5E0

NANDO S5E1




OK2INTEGRATE

THIS EXTERNAL NAND VCC DISCHARGE CIRCUITRY IS FOR SYSTEM THAT DOES NOT USE OCARINA



SSD 24M CLOCK TERMINATIONS


TOPOLOGY TBD



STORAGE: SSD Support

*** OK2INTEGRATE ***

CAMERA SECURE DISABLE




SECDIS: MIPI MUX


LCD PANEL INTERFACE (eDP) + Camera (MIPI)

A MIPI Clock and Data


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
137S0201	4	RIS,MP,1A MAX,0.0 OHM,5A,0201,BLACK	LP680,LP681,LP684,LP685		




B ALS & Camera 5V Filter




C LCD Panel AUX Straps




D TCON HPD Voltage Divider




E Cowling Bosses



F Backlight Desense Capacitors




G eDP Display Connector



eDP Display Connector

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***



CONSULT YOUR DISPLAY DRI FOR DETAILS
GENERAL GUIDELINE IS
3V3 FOR 2020 SYSTEMS
3V8 FOR 2021 SYSTEMS


DISPLAY POWER SEQUENCER

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***

BEN IC: DISPLAY/KBD BACKLIGHT BOOST CONVERTER

371S00077 (COMBO) FOOTPRINT IN LAYOUT



BEN IC VERSION TO MATCH VERSION OF JERRY IC IS ON THE PANEL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S4160	1	IC,LP8448BU-04,DC/DC CTRN,BOOST,0.9V-0.4	UP800		BLC_BEN_IC:V4
353S02256	1	IC,LP8448BU-07,DC/DC CTRN,BOOST,0.9V-0.4	UP800		BLC_BEN_IC:V7

BACKLIGHT SWITCH NODE DESENSE OPTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,C0G,12PF,5%,100V,0201	CP876	CRITICAL	BLC_SW_NODE_DESENSE

10K IF KEYBOARD PWM INPUT IS NOT PRESENT (J132, J213)
100K IF KEYBOARD PWM INPUT IS PRESENT (J152)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
117S0007	1	RES,MF,1/20W,10K OHM,5,0201,SMD	RP847		BLC_KBD_BOOST_USED:NO
118S0014	1	RES,MF,100KOHM,1,1/20W,0201	RP847		BLC_KBD_BOOST_USED:YES

BACKLIGHT BOOST VOLTAGE LEVEL BASED ON NUMBER OF LEADS PER STRING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0339	1	RES,MTL,FILM,1/16W,18.2K,1,0402,SMD	RP831		BLC_LEDS_PER_STRING:16
114S0359	1	RES,MTL,FILM,1/16W,28.7K,1,0402,SMD	RP831		BLC_LEDS_PER_STRING:18

BOM OPTION FOR BLC 5V RC FILTER, BASED ON PER PROJECT 5V RIPPLE CHARACTERIZATION
AS COMPARED TO BLC TEAM'S 50 MV RIPPLE SPEC FOR VDDO & VDDA, SEE 4-DRAC/50682425

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	2	RES,MTL,FILM,0 OHM,1A MAX,0402,SMD	RP844,RP845		BLC_5V_SERIES:0_OHM
114S0023	2	RES,MTL,FILM,1/16W,10 OHM,1,0402,SMD	RP844,RP845		BLC_5V_SERIES:10_OHM
138S0614	2	CAP,C0G,X5R,10F,10V,0402	CP840,CP841		BLC_5V_CAP:1_UF
138S00070	2	CAP,C0G,X5R,4.7UF,20V,25V,0402	CP840,CP841		BLC_5V_CAP:4P7_UF

SYNC_MASTER=ref_blc_ben


BEN: CONTROLLER

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***


BEN IC: KEYBOARD LED DRIVER

THIS PAGE IS ONLY TO BE INCLUDED IF THE KEYBOARD BACKLIGHT
IS CONTROLLED BY THE BEN ON PAGE 238



KEYBOARD BKLT PWM LEVEL-SHIFTER

UP900.4: VOH_MIN = 2.3V
VOL_MAX = 0.1V @ PWM_KEYB I_MAX OF 1UA



OFF=PAGE SIGNALS ON THIS VERTICAL LINE CONNECT TO BEN UP800
ON PAGE 238

KEYBOARD SWITCH NODE DESENSE OPTION


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,C0G,12PF,5%,100V,0201	CP976		BLC_KBD_SW_NODE_DESENSE

SYNC_MASTER=ref_blc_ben		SYNC_DATE=11/20/2019	
PAGE TITLE			
BEN: KEYBOARD			
	DRAWING NUMBER		SIZE
	051-05392		D
	REVISION		
	4.0.0		
	BRANCH		
			evt-1
PAGE			
239			801
SHEET			
70			92

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***

Lid Detect Sensors



SECDIS: AMR	

*** OK2INTEGRATE ***


UNLESS 1V8 IS NOTED, SIGNALS ARE 1.2V

CURRENT PER RAIL





RAIL	TYPICAL	PEAK
1.2 S2	0.8MA	33MA
1.8 S2	0.8MA	14MA

SUPER IMPORTANT PACK OPTIONS:

NOTES ARE ON CSA 2 OF THE REFERENCE DESIGN
READ, LEARN, IMPLEMENT




JTAG FOR DEV & PROTO0 BOARDS ONLY




BOM_COST_GROUP=SOC


A Left Speaker Amplifier TDM Level Translator




C Right Speaker Amplifier TDM Level Translator



B Left Speaker Amplifier TDM Output Level Translator



D Right Speaker Amplifier TDM Output Level Translator



SYNC_MASTER=ref_spkramp_tas5770

SYNC_DATE=11/18/2019

Audio Level Shifters

BOM_COST_GROUP=AUDIO


[illegible]

- FOR THERMALS PGND PINS MUST CONNECT TO GND LAYERS USING COPIOUS AMOUNT OF VIAS.


AUDIO AMPLIFIERS (1/2)

BOM_COST_GROUP=AUDIO


A Left Speaker Amplifier Bulk Capacitors




B Left Speaker Connector




C Right Speaker ID



D Audio Jack CODEC Pull-Ups




E DMic Connector




DESIGN: T651/MLB	
LAST CHANGE: Fri Oct 11 18:06:02 2019	
PAGE TITLE	Audio Connectors
DRAWING NUMBER	051-05392
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


A Trackpad SPI Bus Level Shifter (+1.2V to +3.3V)




B Trackpad I2C Bus Level Shifter



C Trackpad Wake Level Shifter




D Trackpad SPI Enable Level Shifter




Trackpad Support

A IPD B2B CONNECTOR


Bottom side contacts used
Pinout reversed from flex




B IPD Power Filters




© IPD Desense



D IPD Control




F IPD Connector Bosses




IPD Combined Connector

POWER CONNECTIONS


SERA BUCK0 (ACTIVE)




SERA BUCK1 (SW CTRL)




SERA BUCK2 (SLEEP1)




SERA BUCK3 (SLEEP3)




SIMETRA BUCK4 (SLEEP3)




SIMETRA BUCK5 (SLEEP1)




SIMETRA BUCK6 (ACTIVE)




SERA BUCK7 (ACTIVE)




SERA BUCK8 (SW CTRL)




SERA BUCK9 (SLEEP1)




SIMETRA BUCK10 (SLEEP1)




SERA BUCK11 (ACTIVE)




SIMETRA BUCK12 (ACTIVE)




SIMETRA BUCK13 (ACTIVE)



SERA BUCK14 (ACTIVE)




SERA LDO1 (SLEEP2)




SERA LDO2 (SLEEP2)


SERA LDO3 (SLP_S2R)




SIMETRA LDO4 (SW CTRL)




SERA LDO7 (SW CTRL)



SIMETRA LDO8 (SLEEP2)




SERA LDO9 (ACTIVE)




SERA LDO10 (ACTIVE)

SIMETRA LDO11 (SLEEP2)



SIMETRA LDO12 (SLEEP2)




SERA LDO13 (SW CTRL)


SERA LDO16 (SW CTRL)

SERA LDO19 (SPARE)


SIMETRA LDO20 (SW CTRL)



SERA SW1 (ACTIVE)




SERA SW3 (ACTIVE)




SIMETRA SW4 (SLEEP2)


SIMETRA SW5 (SLEEP2)



SIMETRA SW6 (SLEEP2) PARALLEL SIMETRA SW7 (SLEEP2) PARALLEL




PBUS Rails
U7000 - PBUS



U7550 - 5V G3S


Sourced from PBUS
Enabled by P5VG3S_EN

3V3 Rails
UXXXX - 3V3_S2








NEED TO CHECK THE SPLIT
TO DIFFERENT SWITCH OUTPUTS.

CHARGER MAIN



Digital Ground



7	NC_DFR_1V8_DISP_INT	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_DISP_INT
7	NC_DFR_1V8_DISP_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_DISP_RESET_L
7	NC_DFR_1V8_TOUCH_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_1V8_TOUCH_RESET_L
8	NC_DFR_DISP_TE	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_DISP_TE
7	NC_DFR_PWR_EN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_PWR_EN
10	NC_HDMI_CEC_AOP_RX	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_HDMI_CEC_AOP_RX
10	NC_HDMI_CEC_AOP_TX	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_HDMI_CEC_AOP_TX
10	NC_HDMI_HPD_AOP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_HDMI_HPD_AOP
8	NC_MIPI_DFR_CLKN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_CLKN
8	NC_MIPI_DFR_CLKP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_CLKP
8	NC_MIPI_DFR_DATAN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_DATAN
8	NC_MIPI_DFR_DATAP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_DFR_DATAP
8	NC_PCIE_CLK100M_ENETN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETN
9	NC_PCIE_CLK100M_ENETP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETP
9	NC_PCIE_CLK100M_USBHCN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCN
9	NC_PCIE_CLK100M_USBHCP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCP
9	NC_PCIE_ENET_D2RN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RN
9	NC_PCIE_ENET_D2RP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RP
9	NC_PCIE_ENET_R2DCN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCN
9	NC_PCIE_ENET_R2DCP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCP
9	NC_PCIE_USBHC_D2RN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RN
9	NC_PCIE_USBHC_D2RP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RP
9	NC_PCIE_USBHC_R2DCN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCN
9	NC_PCIE_USBHC_R2DCP	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCP
10	NC_SMC_FAN_PWM_SMC_STIL_LED_PWM	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_PWM_SMC_STIL_LED_PWM
10	NC_SMC_FAN_TACH	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_TACH
8	NC_SPI_DISP_BKLT_MOSI	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MOSI
8	NC_SPI_DISP_BKLT_MISO	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MISO
10	NC_SPI_DP2HDMI_HOLD_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPI_DP2HDMI_HOLD_L
10	NC_NUB_SWD_TMS1	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_NUB_SWD_TMS1
21	NC_I2C_SE_SCL	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SCL
21	NC_I2C_SE_SDA	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SDA
7	NC_DFR_TOUCH_INT_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_INT_L
7	NC_UART_TCON_R2D	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_UART_TCON_R2D
10	NC_ADCD_BURST_EN_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ADCD_BURST_EN_L
10	NC_ADCD_ID	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ADCD_ID
10	NC_CCG_SMC_I2C_INT_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_CCG_SMC_I2C_INT_L
8	NC_BKLT_FAULT_INT_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_BKLT_FAULT_INT_L
8	NC_DISP_BKLT_LSYNC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DISP_BKLT_LSYNC
9	NC_ENET_CLKREQ_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ENET_CLKREQ_L
9	NC_ENET_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ENET_RESET_L
9	NC_USBHC_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_USBHC_RESET_L
10	NC_DFR_TOUCH_CLK32K_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_CLK32K_RESET_L
10	NC_AOP_FUNC0	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC0
10	NC_AOP_FUNC3	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC3
10	NC_AOP_FUNC2	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC2
10	NC_SPI_R1_CS_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPI_R1_CS_L
10	NC_BKLT_PWR_ON	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_BKLT_PWR_ON
61	NC_RE_BT_DED	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_RE_BT_DED
8	NC_MIPI_FTCAM_DATA1P	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1P
8	NC_MIPI_FTCAM_DATA1N	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1N
72	NC_DMIC_CLK2_1V8_OUT_R_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_1V8_OUT_R_IC
72	NC_DMIC_CLK2_IN_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_IN_IC
72	NC_DMIC_DATA2_1V8_IN_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_1V8_IN_IC
72	NC_DMIC_DATA2_SEC_OUT_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_SEC_OUT_IC
72	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC
72	NC_IRCAM_ENABLE_IN_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_IN_IC
72	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC
72	FTCAM_RESET_L	==	MAKFR_BASE=TRUE	NO_TEST=1	FTCAM_RESET_L
72	NC_SEP_IRCAM_DISABLE_IC_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SEP_IRCAM_DISABLE_IC_L
72	NC_FTCAM_ENABLE_IN	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_IN
7	NC_ENET_SYNC_1588	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ENET_SYNC_1588
7	NC_SPI_DFR_CS_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPI_DFR_CS_L
7	NC_SWD_UPC_SWDIO1	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SWD_UPC_SWDIO1
10	NC_ALS_INT_L	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_ALS_INT_L
7	NC_SOC_TRIGGER2	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SOC_TRIGGER2
60	NC_BT_GPIO_4	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_BT_GPIO_4
60	NC_SPMI_WLBT_CLK_1V8	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_CLK_1V8
60	NC_SPMI_WLBT_DAT_1V8	==	MAKFR_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_DAT_1V8
7	TOUCHID_PWR_EN	==	MAKFR_BASE=TRUE		TOUCHID_PWR_EN


59	USB2_ATC0_LS_P	==	MAKFR_BASE=TRUE	USB2_ATC0_LS_P	59
59	USB2_ATC0_LS_N	==	MAKFR_BASE=TRUE	USB2_ATC0_LS_N	59
59	USB2_ATC1_LS_P	==	MAKFR_BASE=TRUE	USB2_ATC1_LS_P	59
59	USB2_ATC1_LS_N	==	MAKFR_BASE=TRUE	USB2_ATC1_LS_N	59
59	USB_DBG_LS_P	==	MAKFR_BASE=TRUE	USB_DBG_LS_P	59
59	USB_DBG_LS_N	==	MAKFR_BASE=TRUE	USB_DBG_LS_N	59
10	CHGR_INT_L	==	MAKFR_BASE=TRUE	CHGR_INT_L	24
51	USBC_ATC0_R2D_P<1>	==	MAKFR_BASE=TRUE	USBC_ATC0_R2D_P<1>	51
51	USBC_ATC0_R2D_N<1>	==	MAKFR_BASE=TRUE	USBC_ATC0_R2D_N<1>	51
51	USBC0_D2R_P<1>	==	MAKFR_BASE=TRUE	USBC0_D2R_P<1>	57
51	USBC0_D2R_N<1>	==	MAKFR_BASE=TRUE	USBC0_D2R_N<1>	57
51	USBC_ATC0_R2D_P<2>	==	MAKFR_BASE=TRUE	USBC_ATC0_R2D_P<2>	51
51	USBC_ATC0_R2D_N<2>	==	MAKFR_BASE=TRUE	USBC_ATC0_R2D_N<2>	51
51	USBC0_D2R_P<2>	==	MAKFR_BASE=TRUE	USBC0_D2R_P<2>	57
51	USBC0_D2R_N<2>	==	MAKFR_BASE=TRUE	USBC0_D2R_N<2>	57
51	USBC_ATC0_D2R_C_P<1>	==	MAKFR_BASE=TRUE	USBC_ATC0_D2R_C_P<1>	51
51	USBC_ATC0_D2R_C_N<1>	==	MAKFR_BASE=TRUE	USBC_ATC0_D2R_C_N<1>	51
51	USBC0_R2D_CR_P<1>	==	MAKFR_BASE=TRUE	USBC0_R2D_CR_P<1>	57
51	USBC0_R2D_CR_N<1>	==	MAKFR_BASE=TRUE	USBC0_R2D_CR_N<1>	57
51	USBC_ATC0_D2R_C_P<2>	==	MAKFR_BASE=TRUE	USBC_ATC0_D2R_C_P<2>	51
51	USBC_ATC0_D2R_C_N<2>	==	MAKFR_BASE=TRUE	USBC_ATC0_D2R_C_N<2>	51
51	USBC0_R2D_CR_P<2>	==	MAKFR_BASE=TRUE	USBC0_R2D_CR_P<2>	57
51	USBC0_R2D_CR_N<2>	==	MAKFR_BASE=TRUE	USBC0_R2D_CR_N<2>	57
52	USBC_ATC1_R2D_P<1>	==	MAKFR_BASE=TRUE	USBC_ATC1_R2D_P<1>	52
52	USBC_ATC1_R2D_N<1>	==	MAKFR_BASE=TRUE	USBC_ATC1_R2D_N<1>	52
52	USBC1_D2R_P<1>	==	MAKFR_BASE=TRUE	USBC1_D2R_P<1>	57
52	USBC1_D2R_N<1>	==	MAKFR_BASE=TRUE	USBC1_D2R_N<1>	57
52	USBC_ATC1_R2D_P<2>	==	MAKFR_BASE=TRUE	USBC_ATC1_R2D_P<2>	52
52	USBC_ATC1_R2D_N<2>	==	MAKFR_BASE=TRUE	USBC_ATC1_R2D_N<2>	52
52	USBC1_D2R_P<2>	==	MAKFR_BASE=TRUE	USBC1_D2R_P<2>	57
52	USBC1_D2R_N<2>	==	MAKFR_BASE=TRUE	USBC1_D2R_N<2>	57
52	USBC_ATC1_D2R_C_P<1>	==	MAKFR_BASE=TRUE	USBC_ATC1_D2R_C_P<1>	52
52	USBC_ATC1_D2R_C_N<1>	==	MAKFR_BASE=TRUE	USBC_ATC1_D2R_C_N<1>	52
52	USBC1_R2D_CR_P<1>	==	MAKFR_BASE=TRUE	USBC1_R2D_CR_P<1>	57
52	USBC1_R2D_CR_N<1>	==	MAKFR_BASE=TRUE	USBC1_R2D_CR_N<1>	57
52	USBC_ATC1_D2R_C_P<2>	==	MAKFR_BASE=TRUE	USBC_ATC1_D2R_C_P<2>	52
52	USBC_ATC1_D2R_C_N<2>	==	MAKFR_BASE=TRUE	USBC_ATC1_D2R_C_N<2>	52
52	USBC1_R2D_CR_P<2>	==	MAKFR_BASE=TRUE	USBC1_R2D_CR_P<2>	57
52	USBC1_R2D_CR_N<2>	==	MAKFR_BASE=TRUE	USBC1_R2D_CR_N<2>	57
67	UART_TCON_D2R	==	MAKFR_BASE=TRUE	UART_TCON_D2R	67
76	IPD_SPI_INT_L	==	MAKFR_BASE=TRUE	IPD_SPI_INT_L	76
54	SW SOC_DOCK_CONNECT	==	MAKFR_BASE=TRUE	SOC_DOCK_CONNECT	10
73	SPKRAMP_RESET_L	==	MAKFR_BASE=TRUE	SPKRAMP_RESET_L	7
73	TDM_SPKRAMP_L_BCLK	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_L_BCLK	20
73	TDM_SPKRAMP_L_FSYNC	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_L_FSYNC	20
73	TDM_SPKRAMP_L_R2D	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_L_R2D	20
73	TDM_SPKRAMP_L_D2R	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_L_D2R	7
73	TDM_1V8_SPKRAMP_L_BCLK	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_L_BCLK	73
73	TDM_1V8_SPKRAMP_L_FSYNC	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_L_FSYNC	73
73	TDM_1V8_SPKRAMP_L_R2D	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_L_R2D	73
73	TDM_1V8_SPKRAMP_L_D2R	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_L_D2R	73
73	TDM_SPKRAMP_R_BCLK	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_R_BCLK	20
73	TDM_SPKRAMP_R_FSYNC	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_R_FSYNC	20
73	TDM_SPKRAMP_R_R2D	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_R_R2D	20
73	TDM_SPKRAMP_R_D2R	==	MAKFR_BASE=TRUE	TDM_SPKRAMP_R_D2R	7
73	TDM_1V8_SPKRAMP_R_BCLK	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_R_BCLK	50 73
73	TDM_1V8_SPKRAMP_R_FSYNC	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_R_FSYNC	50 73
73	TDM_1V8_SPKRAMP_R_R2D	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_R_R2D	50 73
73	TDM_1V8_SPKRAMP_R_D2R	==	MAKFR_BASE=TRUE	TDM_1V8_SPKRAMP_R_D2R	50 73
60	TPT_WLAN_JTAG_TCK	==	MAKFR_BASE=TRUE	TPT_WLAN_JTAG_TCK	
60	TPT_WLAN_JTAG_TMS	==	MAKFR_BASE=TRUE	TPT_WLAN_JTAG_TMS	
60	TPT_WLAN_JTAG_TRSTN	==	MAKFR_BASE=TRUE	TPT_WLAN_JTAG_TRSTN	
61	TPT_WLAN_JTAG_TDI	==	MAKFR_BASE=TRUE	TPT_WLAN_JTAG_TDI	
61	TPT_WLAN_JTAG_TDO	==	MAKFR_BASE=TRUE	TPT_WLAN_JTAG_TDO	
	TPT_P3V8AON_PU_RAIL	==	MAKFR_BASE=TRUE	TPT_P3V8AON_PU_RAIL	25

6	NC_FPWM2	MAKR_BASE=TRUE	NO_TEST=1	NC_FPWM2
6	NC_SWD_TMS3	MAKR_BASE=TRUE	NO_TEST=1	NC_SWD_TMS3
6	NC_SWD_TMS4	MAKR_BASE=TRUE	NO_TEST=1	NC_SWD_TMS4
7	NC_I2S3_BCLK	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_BCLK
7	NC_I2S3_D2R	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_D2R
7	NC_I2S3_LRCLK	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_LRCLK
7	NC_I2S3_MCLK	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_MCLK
7	NC_I2S3_R2D	MAKR_BASE=TRUE	NO_TEST=1	NC_I2S3_R2D
7	NC_SOC_GPIO01	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO01
7	IPD_SPT_EN	MAKR_BASE=TRUE	NO_TEST=1	IPD_SPT_EN
7	NC_SOC_GPIO09	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO09
7	NC_SOC_GPIO10	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO10
7	NC_SOC_GPIO15	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO15
7	NC_SOC_GPIO16	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_GPIO16
7	NC_SOC_I2S0_MCK	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S0_MCK
7	NC_SOC_I2S1_MCK	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S1_MCK
7	NC_SOC_I2S2_MCK	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_I2S2_MCK
7	NC_SOC_SPI2_SSIN	MAKR_BASE=TRUE	NO_TEST=1	NC_SOC_SPI2_SSIN
7	NC_SPMI2_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_SPMI2_CLK
7	NC_SPMI2_DATA	MAKR_BASE=TRUE	NO_TEST=1	NC_SPMI2_DATA
7	NC_SSP10_MOSI	MAKR_BASE=TRUE	NO_TEST=1	NC_SSP10_MOSI
7	NC_UART3_D2R	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_D2R
7	NC_UART3_D2R_CTS_L	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_D2R_CTS_L
7	NC_UART3_R2D	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_R2D
7	NC_UART3_R2D_RTS_L	MAKR_BASE=TRUE	NO_TEST=1	NC_UART3_R2D_RTS_L
7	NC_UART4_D2R	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_D2R
7	NC_UART4_D2R_CTS_L	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_D2R_CTS_L
7	NC_UART4_R2D	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_R2D
7	NC_UART4_R2D_RTS_L	MAKR_BASE=TRUE	NO_TEST=1	NC_UART4_R2D_RTS_L
7	NC_UART7_RXD	MAKR_BASE=TRUE	NO_TEST=1	NC_UART7_RXD
7	NC_UART7_TXD	MAKR_BASE=TRUE	NO_TEST=1	NC_UART7_TXD
8	NC_DISP_FSYNC	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_FSYNC
8	NC_DISP_SPMI_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_SPMI_CLK
8	NC_DISP_SPMI_DATA	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_SPMI_DATA
8	NC_DISP_TOUCH_BSYNC0	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_BSYNC0
8	NC_DISP_TOUCH_BSYNC1	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_BSYNC1
8	NC_DISP_TOUCH_EB	MAKR_BASE=TRUE	NO_TEST=1	NC_DISP_TOUCH_EB
8	NC_DISPLAY_POL	MAKR_BASE=TRUE	NO_TEST=1	NC_DISPLAY_POL
8	NC_ISP_GPIO1	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO1
8	NC_ISP_GPIO2	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO2
8	NC_ISP_GPIO3	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_GPIO3
8	NC_ISP_I2C0_SCL	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C0_SCL
8	NC_ISP_I2C0_SDA	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C0_SDA
8	NC_ISP_I2C1_SCL	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C1_SCL
8	NC_ISP_I2C1_SDA	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C1_SDA
8	NC_ISP_I2C3_SCL	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C3_SCL
8	NC_ISP_I2C3_SDA	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_I2C3_SDA
8	NC_ISP_SPMI0_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI0_CLK
8	NC_ISP_SPMI0_DATA	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI0_DATA
8	NC_ISP_SPMI1_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI1_CLK
8	NC_ISP_SPMI1_DATA	MAKR_BASE=TRUE	NO_TEST=1	NC_ISP_SPMI1_DATA
8	NC_LPDP_TX4N	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX4N
8	NC_LPDP_TX4P	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX4P
8	NC_LPDP_TX5N	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX5N
8	NC_LPDP_TX5P	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDP_TX5P
8	NC_LPDPRX_AUX0	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX0
8	NC_LPDPRX_AUX1	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX1
8	NC_LPDPRX_AUX2	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX2
8	NC_LPDPRX_AUX3	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX3
8	NC_LPDPRX_AUX4	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX4
8	NC_LPDPRX_AUX5	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX5
8	NC_LPDPRX_AUX6	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX6
8	NC_LPDPRX_AUX7	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX7
8	NC_LPDPRX_AUX8	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX8
8	NC_LPDPRX_AUX9	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX9
8	NC_LPDPRX_AUX10	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX10
8	NC_LPDPRX_AUX11	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_AUX11
8	NC_MIP10C_CLKN	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_CLKN
8	NC_MIP10C_CLKP	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_CLKP
8	NC_MIP10C_DATANO	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_DATANO
8	NC_MIP10C_DATANI	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_DATANI
8	NC_MIP10C_DATAPO	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_DATAPO
8	NC_MIP10C_DATAP1	MAKR_BASE=TRUE	NO_TEST=1	NC_MIP10C_DATAP1
8	NC_SENSOR0_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR0_CLK
8	NC_SENSOR1_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR1_CLK
8	NC_SENSOR2_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR2_CLK
8	NC_SENSOR3_CLK	MAKR_BASE=TRUE	NO_TEST=1	NC_SENSOR3_CLK
9	NC_NAND0_PCIE_RESET1_L	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_PCIE_RESET1_L
9	NC_PAD_MTR_ANALOG_TEST_NEG	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_ANALOG_TEST_NEG
9	NC_PAD_MTR_ANALOG_TEST_POS	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_ANALOG_TEST_POS
9	NC_PAD_MTR_VREF_NEG	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_VREF_NEG
9	NC_PAD_MTR_VREF_POS	MAKR_BASE=TRUE	NO_TEST=1	NC_PAD_MTR_VREF_POS
10	NC_AON_SLEEP1_RESET_L	MAKR_BASE=TRUE	NO_TEST=1	NC_AON_SLEEP1_RESET_L
10	NC_AOP_FUNC1	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC1
10	NC_AOP_FUNC5	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC5
10	NC_AOP_FUNC10	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC10
10	NC_AOP_FUNC14	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC14
10	NC_AOP_SPMI0_SCLK	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_SPMI0_SCLK
10	NC_AOP_SPMI0_SDATA	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_SPMI0_SDATA
10	NC_AOP_UART2_D2R	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_UART2_D2R
10	NC_AOP_UART2_R2D	MAKR_BASE=TRUE	NO_TEST=1	NC_AOP_UART2_R2D


10	NC_PDM_CLK1	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK1
10	NC_PDM_CLK2	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK2
10	NC_PDM_CLK5	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK5
10	NC_PDM_CLK6	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_CLK6
10	NC_PDM_DATA1	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_DATA1
10	NC_PDM_DATA2	MAKR_BASE=TRUE	NO_TEST=1	NC_PDM_DATA2
10	NC_SMC_GPIO1	MAKR_BASE=TRUE	NO_TEST=1	NC_SMC_GPIO1

23	NC_CHGR_CBC_ON	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_CBC_ON
23	NC_CHGR_EN_VR1	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_EN_VR1
23	NC_CHGR_SMC_RST_L	MAKR_BASE=TRUE	NO_TEST=1	NC_CHGR_SMC_RST_L
58	NC_EUSB_L1SIN	MAKR_BASE=TRUE	NO_TEST=1	NC_EUSB_L1SIN
58	NC_EUSB_L1SIP	MAKR_BASE=TRUE	NO_TEST=1	NC_EUSB_L1SIP
21	NC_SE_GPIO0	MAKR_BASE=TRUE	NO_TEST=1	NC_SE_GPIO0
51	NC_SMBUS_ATCRIMR0_SCL	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR0_SCL
51	NC_SMBUS_ATCRIMR0_SDA	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR0_SDA
52	NC_SMBUS_ATCRIMR1_SCL	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR1_SCL
52	NC_SMBUS_ATCRIMR1_SDA	MAKR_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRIMR1_SDA
58	NC_USB_L1SIN	MAKR_BASE=TRUE	NO_TEST=1	NC_USB_L1SIN
58	NC_USB_L1SIP	MAKR_BASE=TRUE	NO_TEST=1	NC_USB_L1SIP
8	NC_LPDPRX_RXN0	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN0
8	NC_LPDPRX_RXN1	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN1
8	NC_LPDPRX_RXN2	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN2
8	NC_LPDPRX_RXN3	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN3
8	NC_LPDPRX_RXN4	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN4
8	NC_LPDPRX_RXN5	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN5
8	NC_LPDPRX_RXN6	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN6
8	NC_LPDPRX_RXN7	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN7
8	NC_LPDPRX_RXN8	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN8
8	NC_LPDPRX_RXN9	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN9
8	NC_LPDPRX_RXN10	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN10
8	NC_LPDPRX_RXN11	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXN11
8	NC_LPDPRX_RXP0	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP0
8	NC_LPDPRX_RXP1	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP1
8	NC_LPDPRX_RXP2	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP2
8	NC_LPDPRX_RXP3	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP3
8	NC_LPDPRX_RXP4	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP4
8	NC_LPDPRX_RXP5	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP5
8	NC_LPDPRX_RXP6	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP6
8	NC_LPDPRX_RXP7	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP7
8	NC_LPDPRX_RXP8	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP8
8	NC_LPDPRX_RXP9	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP9
8	NC_LPDPRX_RXP10	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP10
8	NC_LPDPRX_RXP11	MAKR_BASE=TRUE	NO_TEST=1	NC_LPDPRX_RXP11
62	NC_NAND0_S5E0_VPP	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E0_VPP
63	NC_NAND0_S5E1_VPP	MAKR_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E1_VPP

8



4



Desense

BOM_COST_GROUP=DESENSE

SCSET RULES

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A.DIELECTRIC_MIR <small>Applies to dielectric materials that are not covered by the standard dielectric material table. The dielectric material is defined by the user.</small>	2-10
A.DIELECTRIC_MIR2 <small>Applies to dielectric materials that are not covered by the standard dielectric material table. The dielectric material is defined by the user.</small>	PLEASE USE HYBRID TABLE
A.DIELECTRIC_MIR3 <small>Applies to dielectric materials that are not covered by the standard dielectric material table. The dielectric material is defined by the user.</small>	

PHYSICAL CONSTRAINT SET, CLASS ASSIGNMENT

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS Y/N
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
I2C	P	A_45_OHM_SE	*SMB*SCL*,*SMB*SDA*,*I2C*SCL*,*I2C*SDA*,*I2C*INT*	Y
SPI	P	A_45_OHM_SE	*SPI*MISO*,*SPI*MOSI*,*SPI*CLK*,*SPI*CS*	Y
SPMI	P	A_45_OHM_SE	*SPMI*	Y
SWD	P	A_45_OHM_SE	SWD_NAND*,SWD_NUB*	Y
JTAG	P	A_45_OHM_SE	*JTAG*SEL*,JTAG*TK*,*JTAG*TDI*,*JTAG*TDO*,*JTAG*TMS	Y
CLOCK_24M	P	A_45_OHM_SE	SOC_XTAL24M*,SOC_24M_O_R,NAND0_CLK24M*	Y
CLOCK_32K	P	A_45_OHM_SE	PMU_CLK32K*	Y
TTM_LEFT	P	A_45_OHM_SE	TTM_SPKRAMP_L*	Y
TTM_RIGHT	P	A_45_OHM_SE	TTM_SPKRAMP_R*	Y
TTM_CODEC	P	A_45_OHM_SE	TTM_CODEC*	Y
SPKR_IOC	P	A_45_OHM_SE	SPKRAMP_IOC,SPKRAMP_*_IOC_R	Y
UART	P	A_45_OHM_SE	UART_*	Y
RESETS	P	A_45_OHM_SE	*RST*,*RESET*,*PERST*	Y
WDOG	P	A_45_OHM_SE	SOC_WDOG	Y
SOCHOT	P	A_45_OHM_SE	SOC_SOCHOT_L	Y
POWER_BUTTON	P	A_45_OHM_SE	*PMU_ONOFF*	Y
FAULT	P	A_45_OHM_SE	*FAULT*	Y
DMIC_PDM	P	A_45_OHM_SE	PDM_DMIC_DATA*,DMIC_DATA*,PDM_DMIC_CLK*,DMIC_CLK*	Y
CIO_D2R	P	A_85_OHM_DIFF	DP:DP_USB0*_D2R*	Y
CIO_R2D	P	A_85_OHM_DIFF	DP:DP_USB0*_R2D*	Y
PCIE_NAND_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_D2R*	Y
PCIE_NAND_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_R2D*	Y
PCIE_WLBT_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_WLBT*_R2D*	Y
PCIE_WLBT_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_WLBT*_D2R*	Y
LPDP	P	A_85_OHM_DIFF	DP:DP_LPDP_INT_DATA*	Y
PCIE_CLK	P	A_85_OHM_DIFF	DP:DP_PCIE_CLK100M*	Y
PCIE_CLKREQ	P	A_45_OHM_SE	*CLKREQ*	Y
MIPI_CLK	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_CLK*,DP_MIPI_CLOCK*	Y
MIPI_DATA	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_DATA*,DP_MIPI_DATA*	Y
EUSB	P	A_85_OHM_DIFF	DP:DP_EUSB*	Y
GROUND	P	DEFAULT	GRD	Y
POWER	P	POWER	PP*	Y

PHYSICAL CONSTRAINT SET, NET ASSIGNMENT

NET RULE ASSIGNMENT		
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	

SPACING CONSTRAINT SET, CLASS ASSIGNMENT

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS STATUS
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
CLOCK_24M	S	A_DIELECTRIC_3X	=	Y
CLOCK_32K	S	A_DIELECTRIC_3X	=	Y
CIO_D2R	S	A_DIELECTRIC_9X	=	Y
CIO_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_D2R	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_WLBT_D2R	S	A_DIELECTRIC_7X	=	Y
PCIE_WLBT_R2D	S	A_DIELECTRIC_7X	=	Y
PCIE_CLK	S	A_DIELECTRIC_6X	=	Y
LPDP	S	A_DIELECTRIC_6X	=	Y
MIPI_CLK	S	A_DIELECTRIC_5X	=	Y
MIPI_DATA	S	A_DIELECTRIC_5X	=	Y
EUSB	S	A_DIELECTRIC_5X	=	Y
GROUND	S	DEFAULT	=	Y
POWER	S	DEFAULT	=	Y
RF	S	RF	RF_ANT*	Y

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
CIO_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
CIO_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
LPDP	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_CLK	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
MIPI_DATA	GROUND	DEFAULT_WITH_4X_TO_SHAPE
MIPI_CLK	GROUND	DEFAULT_WITH_4X_TO_SHAPE
CIO_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
CIO_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
LPDP	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_CLK	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
MIPI_DATA	POWER	DEFAULT_WITH_4X_TO_SHAPE
MIPI_CLK	POWER	DEFAULT_WITH_4X_TO_SHAPE
CIO_D2R	CIO_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
CIO_D2R	MIPI_CLK	A_DIELECTRIC_4X
CIO_D2R	MIPI_DATA	A_DIELECTRIC_4X
CIO_D2R	CIO_R2D	A_DIELECTRIC_7X
PCIE_NAND_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_CLK	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_NAND_R2D	A_DIELECTRIC_7X
PCIE_WLBT_D2R	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_CLK	A_DIELECTRIC_4X
MIPI_DATA	MIPI_CLK	A_DIELECTRIC_2X
CIO_R2D	CIO_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_CLK	A_DIELECTRIC_4X
CIO_R2D	LPDP	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_NAND_R2D	LPDP	A_DIELECTRIC_4X
PCIE_WLBT_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_WLBT_R2D	LPDP	A_DIELECTRIC_4X
PCIE_CLK	PCIE_CLK	A_DIELECTRIC_4X
PCIE_CLK	LPDP	A_DIELECTRIC_4X
LPDP	LPDP	A_DIELECTRIC_3X

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
939-08813	1	PCBA,KANNA,K1711	U0600	CRITICAL	CPU:INTERPOSER

A1 BEST

998-21412	1	SOC,TGA A1+8G,1Y,8C,DEV,CX,H,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_8GB_BEST
998-21413	998-21412	CPU:SOC_A1_HYNIX_8GB_BEST	ALL	SCK	
998-21414	1	SOC,TGA A1+8G,1Y,8C,DEV,CX,M,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_MICRON_8GB_BEST
998-21415	998-21414	CPU:SOC_A1_MICRON_8GB_BEST	ALL	SCK	
998-21416	1	SOC,TGA A1+16G,1Y,8C,DEV,CX,H,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_16GB_BEST
998-21417	998-21416	CPU:SOC_A1_HYNIX_16GB_BEST	ALL	SCK	
998-21418	1	SOC,TGA A1+16G,1X,8C,DEV,CX,H,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_MICRON_16GB_BEST
998-21420	998-21418	CPU:SOC_A1_MICRON_16GB_BEST	ALL	SCK	

A1 GOOD

998-21421	1	SOC,TGA A1+8G,1Y,7C,DEV,CX,H,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_8GB_GOOD
998-21422	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	SCK	
998-21412	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	ACK	
998-21413	998-21421	CPU:SOC_A1_HYNIX_8GB_GOOD	ALL	SCK	
998-21423	1	SOC,TGA A1+8G,1Y,7C,DEV,CX,M,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_MICRON_8GB_GOOD
998-21424	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	SCK	
998-21414	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	ACK	
998-21415	998-21423	CPU:SOC_A1_MICRON_8GB_GOOD	ALL	SCK	
998-21426	1	SOC,TGA A1+16G,1Y,7C,DEV,CX,H,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_HYNIX_16GB_GOOD
998-21427	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	SCK	
998-21416	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	ACK	
998-21417	998-21426	CPU:SOC_A1_HYNIX_16GB_GOOD	ALL	SCK	
998-21428	1	SOC,TGA A1+16G,1X,7C,DEV,CX,M,ATK,MQ2502	U0600	CRITICAL	CPU:SOC_A1_MICRON_16GB_GOOD
998-21429	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	SCK	
998-21418	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	ACK	
998-21420	998-21428	CPU:SOC_A1_MICRON_16GB_GOOD	ALL	SCK	

B0 BEST

998-22388	1	SOC,TGA B0+8G,1Y,8C,LP,DEV,CX,H,A,MQ2502	U0600	CRITICAL	CPU:SOC_HYNIX_8GB_BEST
998-22387	998-22388	CPU:SOC_HYNIX_8GB_BEST	ALL	SCK	
998-22386	1	SOC,TGA B0+8G,1Y,8C,LP,DEV,CX,M,A,MQ2502	U0600	CRITICAL	CPU:SOC_MICRON_8GB_BEST
998-22385	998-22386	CPU:SOC_MICRON_8GB_BEST	ALL	SCK	
998-22392	1	SOC,TGA B0+16G,1Y,8C,LP,DEV,CX,H,A,MQ2502	U0600	CRITICAL	CPU:SOC_HYNIX_16GB_BEST
998-22391	998-22392	CPU:SOC_HYNIX_16GB_BEST	ALL	SCK	
998-22390	1	SOC,TGA B0+16G,1X,8C,LP,DEV,CX,M,A,MQ2502	U0600	CRITICAL	CPU:SOC_MICRON_16GB_BEST
998-22389	998-22390	CPU:SOC_MICRON_16GB_BEST	ALL	SCK	

B0 GOOD

998-22404	1	SOC,TGA B0+8G,1Y,7C,LP,DEV,CX,H,A,MQ2502	U0600	CRITICAL	CPU:SOC_HYNIX_8GB_GOOD
998-22403	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	SCK	
998-22388	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	ACK	
998-22387	998-22404	CPU:SOC_HYNIX_8GB_GOOD	ALL	SCK	
998-22402	1	SOC,TGA B0+8G,1Y,7C,LP,DEV,CX,M,A,MQ2502	U0600	CRITICAL	CPU:SOC_MICRON_8GB_GOOD
998-22401	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	SCK	
998-22386	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	ACK	
998-22385	998-22402	CPU:SOC_MICRON_8GB_GOOD	ALL	SCK	
998-22409	1	SOC,TGA B0+16G,1Y,7C,LP,DEV,CX,H,A,MQ2502	U0600	CRITICAL	CPU:SOC_HYNIX_16GB_GOOD
998-22408	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	SCK	
998-22392	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	ACK	
998-22391	998-22409	CPU:SOC_HYNIX_16GB_GOOD	ALL	SCK	
998-22407	1	SOC,TGA B0+16G,1X,7C,LP,DEV,CX,M,A,MQ2502	U0600	CRITICAL	CPU:SOC_MICRON_16GB_GOOD
998-22406	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	SCK	
998-22390	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	ACK	
998-22389	998-22407	CPU:SOC_MICRON_16GB_GOOD	ALL	SCK	

NAND Landing 0

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC,NAND,S5E MCP ROUTING STUDY,LGA110	UN000	CRITICAL	NAND_L0:S5E_STUDY
335S00462	1	NAND,3DV4,128GBT,XXX,S5E,256G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_128G_TO
335S00470	1	NAND,3DV4,128GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_128G_SD
335S00437	1	NAND,3DV5,128GB,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_HY
335S00489	1	NAND,3DV4,160GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_SD
335S00480	1	NAND,3DV4,160GBT,XXX,S5E,256G,K,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_256G_TO
335S00482	1	NAND,3DV5,320GB,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_512G_HY
335S00481	1	NAND,3DV4,288GBT,XXX,S5E,256G,K,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_512G_TO
335S00474	1	NAND,3DV4,512GBT,XXX,S5E,256G,SD,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_1P0T_SD
335S00466	1	NAND,3DV4,512GBT,XXX,S5E,256G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_1P0T_TO
335S00468	1	NAND,3DV4,1TBT,XXX,S5E,512G,T,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_2P0T_TO
335S00458	1	NAND,3DV5,1024GBT,S5E,512G,H,SLGA110	UN000	CRITICAL	NAND_L0:ITLC_2P0T_HY
939-08815	1	PCBA,BAND1PXR,K1711	UN000	CRITICAL	NAND_L0:INTERPOSER

NAND Landing 1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC,NAND,S5E MCP ROUTING STUDY,LGA110	UN100	CRITICAL	NAND_L1:S5E_STUDY
335S00437	1	NAND,3DV5,128GB,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_HY
335S00470	1	NAND,3DV4,128GBT,XXX,S5E,256G,SD,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_SD
335S00462	1	NAND,3DV4,128GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_256G_TO
335S00438	1	NAND,3DV5,256GB,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_512G_HY
335S00464	1	NAND,3DV4,256GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_512G_TO
335S00474	1	NAND,3DV4,512GBT,XXX,S5E,256G,SD,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_1P0T_SD
335S00466	1	NAND,3DV4,512GBT,XXX,S5E,256G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_1P0T_TO
335S00468	1	NAND,3DV4,1TBT,XXX,S5E,512G,T,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_2P0T_TO
335S00458	1	NAND,3DV5,1024GBT,S5E,512G,H,SLGA110	UN100	CRITICAL	NAND_L1:ITLC_2P0T_HY
939-08815	1	PCBA,BAND1PXR,K1711	UN100	CRITICAL	NAND_L1:INTERPOSER

SPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20066	1	IC,PMU,SPMU,A0,OTP~JFC,MLCSP196	U7700	CRITICAL	SPMU_IC:DEV
998-22526	1	IC,PMU,SIMETRA,A1,OTP~JFE,MLCSP196	U7700	CRITICAL	SPMU_IC:A1

MPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20064	1	IC,PMU,MPMU,A0,OTP~JFE,MLCSP440	U8100	CRITICAL	MPMU_IC:DEV
998-22614	1	IC,PMU,SERA,B0,OTP~JFE,MLCSP440	U8100	CRITICAL	MPMU_IC:B0

BOM OPTION TABLES

NAND BOM GROUPS

BOM GROUP	BOM OPTIONS
NANDCFG:ITLC_S5E_128G_TO	NAND_L0:ITLC_128G_TO
NANDCFG:ITLC_S5E_128G_SD	NAND_L0:ITLC_128G_SD
NANDCFG:ITLC_S5E_256G_HY	NAND_L0:ITLC_256G_HY,NAND_L1:ITLC_256G_HY,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_256G_SD	NAND_L0:ITLC_256G_SD,NAND_L1:ITLC_256G_SD,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_256G_TO	NAND_L0:ITLC_256G_TO,NAND_L1:ITLC_256G_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_512G_HY	NAND_L0:ITLC_512G_HY,NAND_L1:ITLC_512G_HY,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_512G_TO	NAND_L0:ITLC_512G_TO,NAND_L1:ITLC_512G_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_1POT_SD	NAND_L0:ITLC_1POT_SD,NAND_L1:ITLC_1POT_SD,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_1POT_TO	NAND_L0:ITLC_1POT_TO,NAND_L1:ITLC_1POT_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_2POT_TO	NAND_L0:ITLC_2POT_TO,NAND_L1:ITLC_2POT_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_2POT_HY	NAND_L0:ITLC_2POT_HY,NAND_L1:ITLC_2POT_HY,PARTS_SSDNAND1
NANDCFG:INTERPOSER	NAND_L0:INTERPOSER,NAND_L1:INTERPOSER,PARTS_SSDNAND1
NANDCFG:NONE	NAND_L0:OFF,NAND_L1:OFF,PARTS_SSDNAND1

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
353S01346	353S01320		ALL	rdac: //problem/57736570
138S0738	138S1101		ALL	rdac: //problem/59471401
138S0846	138S0811		ALL	rdac: //problem/59474499
376S1053	376S0604		ALL	rdac: //problem/59475163
152S00359	152S00253		ALL	rdac: //problem/57204466
740S00041	740S0159		ALL	rdac: //problem/59438907
371S00077	371S00180		ALL	rdac: //problem/59475330
376S1106	376S0678		ALL	rdac: //problem/59442581
107S00033	107S00034		ALL	rdac: //problem/59471007
138S00087	138S1086		ALL	rdac: //problem/59433865
152S00812	152S1701		ALL	rdac: //problem/59465659
371S00217	371S00079		ALL	rdac: //problem/57739774
376S0948	376S00076		ALL	rdac: //problem/59134310
128S00031	128S00011		ALL	rdac: //problem/59071370
128S00026	128S00011		ALL	rdac: //problem/59071370
128S00087	128S00011		ALL	rdac: //problem/59071370
128S0445	128S0436		ALL	rdac: //problem/59071568
128S0364	128S0264		ALL	rdac: //problem/59071705
128S00094	128S00067		ALL	rdac: //problem/59072397
128S00039	128S00038		ALL	rdac: //problem/59075402
128S0302	128S00038		ALL	rdac: //problem/59075402
152S00680	152S00198		ALL	rdac: //problem/59075547
152S00383	152S00198		ALL	rdac: //problem/59075547
152S00708	152S00265		ALL	rdac: //problem/59075783
152S00367	152S01248		ALL	rdac: //problem/59076041
376S00204	376S00203		ALL	rdac: //problem/59076791
376S00226	376S00203		ALL	rdac: //problem/59076791
376S00227	376S00203		ALL	rdac: //problem/59076791
376S00228	376S1179		ALL	rdac: //problem/59077240
376S00007	376S1179		ALL	rdac: //problem/59077240
376S00303	376S00012		ALL	rdac: //problem/59077463
376S1147	376S00281		ALL	rdac: //problem/59077684
107S00071	107S00053		ALL	rdac: //problem/59078523
107S00029	107S00087		ALL	rdac: //problem/59081345
138S00332	138S00328		ALL	rdac: //problem/59112527
138S00047	138S00073		ALL	rdac: //problem/59118124
138S0863	138S0853		ALL	rdac: //problem/59118514
138S00077	138S00035		ALL	rdac: //problem/59119189
138S00093	138S00035		ALL	rdac: //problem/59119189
138S00116	138S00071		ALL	rdac: //problem/59119528
138S00117	138S00071		ALL	rdac: //problem/59119528
138S00229	138S00107		ALL	rdac: //problem/59123589
138S00022	138S0801		ALL	rdac: //problem/59124126
152S00398	152S00204		ALL	rdac: //problem/59129606
152S00963	152S00885		ALL	rdac: //problem/59129928
152S00343	152S00839		ALL	rdac: //problem/59130255
152S01317	152S01268		ALL	rdac: //problem/59130415
152S00997	152S00476		ALL	rdac: //problem/59130875
152S01090	152S01085		ALL	rdac: //problem/59131117
107S00055	107S00090		ALL	rdac: //problem/59082308
107S00365	107S00373		ALL	rdac: //problem/59081538
152S01344	152S00883		ALL	rdac: //problem/59353109
152S00979	152S00874		ALL	rdac: //problem/59364196
197S00046	197S00036		ALL	rdac: //problem/59408673
197S00047	197S00036		ALL	rdac: //problem/59408673
197S00048	197S00036		ALL	rdac: //problem/59408673
138S00181	138S0835		ALL	rdac: //problem/59408752
138S00291	138S0835		ALL	rdac: //problem/59408752
377S00166	377S00160		ALL	rdac: //problem/59407974
138S00330	138S00081		ALL	rdac: //problem/59408911
740S0118	740S00028		ALL	rdac: //problem/59408586
377S00123	377S00031		ALL	rdac: //problem/59407768
377S00186	377S00060		ALL	rdac: //problem/59407847

Alternate Vendor	Primary Vendor
On Semi	NXP
Samsung	Murata
Samsung	Murata
Diodes Inc	On Semi
Chilisin	Cyntec
Bourns	LittleFuse
NXP	Diodes Inc
On Semi	Vishay
TFT	Cyntec
Taiyo Yuden	Murata
Chilisin	Cyntec
ROHM CORP	Nexperia
Diodes Inc	Toshiba
ROHM CORP	Kemet
NEC/Kemet	Kemet
Panasonic	Kemet
Panasonic	Kemet
Kemet	Panasonic
Tokin/Kemet	Panasonic
NEC/Kemet	Kemet
Panasonic	Kemet
Chilisin	Cyntec
Vishay	Cyntec
Chilisin	Cyntec
NEC	Cyntec
Diodes Inc	Vishay
Vishay	Vishay
Fairchild	Vishay
On Semi	Vishay
AOS	Vishay
Diodes Inc	TI
On Semi	AOS
Yageo	Cyntec
TFT	Yageo
Kyocera	Murata
Taiyo	Murata
Taiyo	Murata
Taiyo	Murata
Kyocera	Murata
Taiyo	Murata
Kyocera	Murata
Kyocera	Murata
Taiyo	Murata
Taiyo	Cyntec
Taiyo	Cyntec
Murata	Cyntec
Taiyo	Cyntec
Chilisin	Murata
Chilisin	Murata
Cyntec	TFT
Cyntec	TFT
Chilisin	Cyntec
Taiyo	Cyntec
Epson	TXC
Kyocera	TXC
Murata	TXC
Samsung	Murata
Kyocera	Murata
Semtech	On Semi
SEMCO	Murata
Polytronics	Bussmann
Semtech	On Semi
Semtech	ST Micro

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
371S000220	371S00181		ALL	rdac: //problem/59404055
371S00085	371S00190		ALL	rdac: //problem/59404601
353S00852	353S4262		ALL	rdac: //problem/59403423
311S00156	311S00129		ALL	rdac: //problem/59489090
376S1080	376S0820		ALL	rdac: //problem/59489026
138S00049	138S0831		ALL	rdac: //problem/59408798
311S00269	311S00234		ALL	rdac: //problem/59489341
311S00176	311S00153		ALL	rdac: //problem/59489111
311S00178	311S00177		ALL	rdac: //problem/59489119
376S1128	376S00282		ALL	rdac: //problem/59489044
376S00224	376S00282		ALL	rdac: //problem/59489044
128S00093	128S00009		ALL	rdac: //problem/59125761
128S00103	128S00009		ALL	rdac: //problem/59125761
128S00106	128S00009		ALL	rdac: //problem/59361958
128S00107	128S00009		ALL	rdac: //problem/59361958
128S00110	128S00009		ALL	rdac: //problem/59361958
376S1137	376S00019		ALL	rdac: //problem/59489062
107S00101	107S00005		ALL	TBD
107S00102	107S00017		ALL	TBD
107S00276	107S00020		ALL	TBD
107S00370	107S00371		ALL	TBD
107S00372	107S00371		ALL	TBD
107S00298	107S0208		ALL	TBD
107S0150	107S0208		ALL	TBD
116S00007	116S00006		ALL	TBD
132S04007	132S00064		ALL	TBD
132S00112	132S0401		ALL	TBD
138S00084	138S00060		ALL	TBD
138S0750	138S00097		ALL	TBD
138S00284	138S00136		ALL	TBD
138S0852	138S0818		ALL	TBD
138S0789	138S0941		ALL	TBD
155S0275	155S00188		ALL	TBD
155S0706	155S0302		ALL	TBD
155S0741	155S0361		ALL	TBD
155S0823	155S0644		ALL	TBD
155S00007	155S0667		ALL	TBD
155S00190	155S0914		ALL	TBD
138S0706	138S0739		ALL	rdac: //problem/59971431
311S00267	311S00244		ALL	TBD
311S00268	311S00246		ALL	TBD
311S00060	311S0273		ALL	TBD
311S00013	311S0508		ALL	TBD
353S02402	353S1429		ALL	TBD
353S02440	353S3698		ALL	rdac: //problem/59682314
740S0144	740S00028		ALL	TBD
138S00343	138S00329		ALL	rdac: //problem/60090733
376S00292	376S1140		ALL	rdac: //problem/60290671
740S00081	740S00053		ALL	rdac: //problem/60394183

Alternate Vendor	Primary Vendor
On Semi	Diodes Inc
On Semi	Diodes Inc
On Semi	Diodes Inc
Nexperia	TI
Diodes Inc	On Semi
Kyocera	Murata
Nexperia	TI
Diodes Inc	TI
On Semi	TI
Diodes Inc	On Semi
Nexperia	On Semi
Tokin/Kemet	Kemet
Samsung	Kemet
Tokin/Kemet	Kemet
Kemet	Kemet
Samsung	Kemet
Vishay	Diodes Inc
Yageo	Cyntec
Yageo	Cyntec
Cyntec	TFT
Yageo	Cyntec
Vishay	Cyntec
TDK	Murata
Panasonic	Murata
Vishay	Yageo
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Kyocera	Murata
Samsung	Murata
Samsung	Murata
Taiyo Yuden	Murata
Taiyo Yuden	Murata
Murata	TDK
TDK and Taiyo	Murata
Taiyo Yuden	Panasonic
Taiyo Yuden	Panasonic
Murata	Samsung
Nexperia	TI
Nexperia	TI
Diodes Inc	Philips
Diodes Inc	NXP
ON Semi	TI
ON Semi	TI
Bussman	LittleFuse
Kyocera	Murata
Nexperia	Diodes Inc.
Bourns	AEMI

End of Schematic