

LF14M


Schematics Document

M40

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number LF14M		Rev -1
Date: Wednesday, February 26, 2014	Sheet	1	of 102

LF14M Board Block Diagram

Project code : 4PD00X010001
PCB P/N : 13281
Revision : SC



M40 Small BD & PCB P/N:

IO BD (I3812-SA)	63
Sensor BD (I3813-SA)	63
Fingerprint BD (Buy)	63

Mybo14 Small BD & PCB P/N:

IO BD (I3812-SA)	63
Sensor BD (I3813-SA)	63

M50 Small BD & PCB P/N:

IO BD (I3817-SA)	63
Sensor BD (I3813-SA)	63
Volume Key BD (I3819-SA)	63
ODD BD (I3820-SA)	63
DOCKING BD (I3818-SA)	63
Fingerprint BD (Buy)	63

Mybo15 Small BD & PCB P/N:

IO BD (I3814-SA)	63
Sensor BD (I3813-SA)	63
Volume Key BD (I3816-SA)	63
ODD BD (I3820-SA)	63
Power BTN BD (I3815-SA)	63

CHARGER BQ24715	44
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC TPS51275	45
INPUTS	OUTPUTS
DCBATOUT	5V_Charger 3d3V_S5
CPU DC/DC TPS51624	46-47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC SYS8208A	48
INPUTS	OUTPUTS
DCBATOUT	1d05V_VTT
SYSTEM DC/DC RT8207	49
INPUTS	OUTPUTS
DCBATOUT	1d35V_S3
SYSTEM DC/DC	
INPUTS	OUTPUTS
SYSTEM DC/DC TLV70215	51
INPUTS	OUTPUTS
DCBATOUT	1d5V_S0
RT8812A	82
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	83
INPUTS	OUTPUTS
3d3V_S0	3d3V_VGA_S0
1d35V_S0	1d35V_VGA_S0
1d05V_VTT	1d05V_VGA_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

SSID = CPU

M40

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Reserved)

Size
A3

Document Number
LF14M


Rev
-1

Date: Wednesday, February 26, 2014

1

Sheet 3 of 102

eDP_Enable	1:Disable
CFG4	0:Enable




Signal Name	Description	Direction/Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.• PCI Express* Static x16 Lane Numbering Reversal.——• CFG[4]: eDP enable<ul style="list-style-type: none">— 1 = Disabled— 0 = Enabled• [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	
continued...		

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:


- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected




M40

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CPU (CFG)	
Size	Document Number	Rev	
Custom	LF14M	-1	
Date:	Wednesday, February 26, 2014	Sheet	6 of 102


SSID = CPU









SSID = CPU








SSID = CPU











MAX: 1.92A



MAX: 0.285A



C1110 放置 pin J11
C1134 C1141 放置 pin J11, AE8



M40


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
Custom	LF14M	-1
Date:	Wednesday, February 26, 2014	Sheet 11 of 102

5	4	3	2	1
D				
C				
B				
A				

M40

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title (Reserved) SODIMM SODIMM4		
Size A4	Document Number LF14M	Rev -1
Date: Wednesday, February 26, 2014		Sheet 14 of 102



SSID = PCH

2014/2/6

USB_PP1/PN1改接到USB2.0 Port 0

USB_PP0/PN0改接到USB2.0 Port 1


NET維持不變

USB2.0 Table

Pair	Device
0	USB3.0 Port 1 (with Debug Function)
1	Fingerprint / USB3.0 Card Reader(Dy)
2	USB2.0 Port 2
3	Camera
4	USB2.0 Port 3
5	WLAN(Bluetooth)
6	USB3.0 to DOCKING
7	Panel Touch

USB 3.0 Table


Pair	Device
1	Combined with USB2.0 port1
2	Reserved
3	USB3.0 to DOCKING
4	USB 3.0 Card Reader



USB3.0 SKT

USB OverCurrent (OC#)






Pair	Device
OC#0	USB3.0 port1
OC#1	USB2.0 port2
OC#2	USB2.0 port3
OC#3	Reserved



Need Test if not Stuff

SSID = PCH


Follow Intel CRB




Bit	Description
31:3	Reserved
2	WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0': <ul style="list-style-type: none">Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. NOTE: Deep Sx disabled configuration must leave this bit at '0'.

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

Vinafix.com



SSID = PCH




Wistron Confidential document, Anyone can not Duplicate, Modify,
Forward or any other purpose application without get Wistron
permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (RTC/LPC/SATA/HDA)			
Size	Document Number	Rev	
Custom	LF14M	-1	
Date:	Wednesday, February 26, 2014	Sheet 19	of 102

SSID = PCH




Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3](#), "Loop Inductance Reduction Decoupling" on page 532.




R2107 set to 0 ohm in Broadwell CRB




M40

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (POWER1)		
Size	Document Number	Rev
A3	LF14M	-1
Date:	Wednesday, February 26, 2014	Sheet 21 of 102



CPU BOM CTRL





CPU BOM CTRL

M40

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	LF14M		-1
Date:	Wednesday, February 26, 2014		Sheet 22 of 102

SSID = PCH



M40

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size	
Custom	

Document Number


LF14M

Rev	-1
-----	----

Date: Wednesday, February 26, 2014


Sheet 23 of 102

A




SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil




SSID = RBATT



SSID = Thermal

Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.





Layout 15 mil

ALERT# /T CRIT#
Pull-up Resistor


	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point



T8=85 degree

PTC Function M40/M50 (All Series Reserved)



PTC Placement List

PTC Position
RT2606 5V_PWR_DC/DC_High_side_FET (PU4507)
RT2605 3V_PWR_DC/DC_High_side_FET (PU4504)
RT2609 BT+ High side FET (PU4403)
RT2607 1D05V_PWR_DC/DC_High_side_FET (PU4802)
RT2603 1D35V_S3_DC/DC_High_side_FET (PU4902)
RT2610 1D5V_PWR_VGA_DC/DC_High_side_FET (PU5110)
RT2602 VCC_CORE_Driver-1 (PU4702)
RT2601 VCC_CORE_Driver-2 (PU4701)
RT2608 VGA_CORE_DC/DC_MOSFET (PU8202)



<Core Design>

緯創資通 Wistron Corporation
21F, 68, Sec.1, Hsin Ta Wu Rd., Hsinchu,
Taipai Hsien 321, Taiwan, R.O.C.

File Thermal 7718/Fan Controller P2793
Size Document Number LF14M Rev -1
Date: Wednesday, February 28, 2014 Sheet 26 of 102



WOOFER AMP. U40/U50



Wait to update P/N

COMBO JACK

2013/9/22 Add HP_DET# RC

27 SLEEVE
27 HP_OUT_L

27 HP_OUT_R
27 RING2

DY

DY

RIGHT SPEAKER

RIGHT SIDE

27 AUD_SPK_R+
27 AUD_SPK_R-
27 AUD_SPK_L+
27 AUD_SPK_L-

LEFT SIDE

LEFT SPEAKER

SUB WOOFER (U40/U50)


28 AMP_OUT_+
28 AMP_OUT_-

WO

WO

WO

Vinafix.com



022.10002.0281

M40/M50: Change to 022.10002.0291

1ST = 022.10002.0481

2ND = 022.10002.0281

84.07002.I31

2nd = 84.2N702.A31

AFTE14P-GP AFTP2920
AFTE14P-GP AFTP2913
AFTE14P-GP AFTP2914
AFTE14P-GP AFTP2915
AFTE14P-GP AFTP2916
AFTE14P-GP AFTP2917

AFTE14P-GP AFTP2918

AFTE14P-GP AFTP2905
AFTE14P-GP AFTP2906
AFTE14P-GP AFTP2907

AFTE14P-GP AFTP2903
AFTE14P-GP AFTP2904

AFTE14P-GP AFTP2910
AFTE14P-GP AFTP2911
AFTE14P-GP AFTP2912

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

Place these EMI components close to speaker connector.

20.F1621.004

1ST = 020.F0156.0004

2ND = 20.F1937.004

20.F1621.002

1ST = 020.F0156.0002

2ND = 020.F0157.0002



3RD = 20.F1561.002

<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

MIC/SPEAKER/AUDIO JACK			
Size	Document Number	Rev	
A3		-1	
Date:	Wednesday, February 26, 2014	Sheet	29 of 102




For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
*Place C3038 to C3041 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
*Place C20 and C21 close to each VDD10 pin-- 22 (Reserved)



25MHz XTAL



71.08111.W03
10/100 = 71.08106.003
GIGA = 71.08111.W03
LAN BOM CTRL

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN RTL8111GUL RTL8106EUL		
Size	Document Number	Rev	-1
A3	LF14M		
Date:	Wednesday, February 26, 2014	Sheet	30 of 102

SCD1U16V2KX-1-GP

C3104

16V AC

C3102

10V AC

DY

68.8H601.301

1.5V

30 MD0+ <<< 2

30 MD0- <<< 3

30 MD1+ <<< 5

30 MD1- <<< 4

30 MD2+ <<< 8

30 MD2- <<< 7

30 MD3+ <<< 11

30 MD3- <<< 10

30 MD4+ <<< 12

30 MD4- <<< 9

1CT1-3CT

1CT1-3CT

1CT1-3CT

1CT1-3CT

1CT1-3CT

1CT1-3CT

1CT1-3CT

1CT1-3CT

23 R.J45_1

24 MCT1

22 R.J45_2

20 R.J45_3

21 MCT2

19 R.J45_6

17 R.J45_4

18 MCT3

16 R.J45_5

14 R.J45_7

15 MCT4

13 R.J45_8




XF3101


XF0RM-24P-19-GP

68.8H601.301


1ST = 068.IH219.3001

2ND = 68.89246.301





M40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD READER(Reserved)			
Size Custom	Document Number LF14M		Rev -1
Date:	Wednesday, February 26, 2014	Sheet	32 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

Vinafix.com

M40


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>CARD Reader</div>		
Size <div>A4</div>	Document Number <div>LF14M</div>	Rev <div>-1</div>
Date: Wednesday, February 26, 2014		Sheet 33 of 102

2013/8/30 update
Reserved for option



USB3.0 Port1






USB_PP1/PN1改接到USB2.0 Port 0
NET維持不變



MB USB3.0 SKT



ESD circuit




USB Charger (M40/M50)

ST:074.05021.0073

TI:74.02546.073(Reserved)

2013/9/10 Change Power Source to 5V_S5
2013/9/18 Change Charger IC to STCC5021

Should use discharge part.



ILIM Charge Current limit:
 $I_{max}(mA) = 48000 / R_{ilim} (k\ ohm)$

UC_ST:64.22025.6DL_TI:64.22125.6DL

Rilim 22KR2F-GP R3502

16,34 USB_PN1
16,34 USB_PP1

3D3V_AUX_S5
5V_S5

UC_ST
UC_TI

100KR2J-1-GP R3503
0R2J-2-GP R3513

24 USB_PWR_EN1

24 USB_AO_SEL1

UC_ST
UC_TI

0R2J-2-GP R3505
0R2J-2-GP R3507
0R2J-2-GP R3501

5V_S5

3D3V_AUX_S5

UC_ST

R3508
0R2J-2-GP

UC_ST

C3502

R3512
2M7R2J-GP

45V_T002A9(n)DCS

5V_USB1_S3

UC

SC47U6D3V5MX-1-GP

12 USB_PN1_CHG
10 USB_PP1_CHG

3D3V_AUX_KBC

R3504
100KR2J-1-GP

UC

5V_S5

UC_ST
UC_TI

0R2J-2-GP R3505

UC_ST
UC_TI

0R2J-2-GP R3507

0R2J-2-GP R3501

5V_S5

#Need check KBC GPIO Port is PSL_IN

請勿將UC_ST和UC_TI同時上件，以免5v電壓灌入KBC造成損壞

SB:CTL Pin改成3D3V_S5 Source

STCC5021 Truth Table

Table 5. Truth table control pins CTLx

Host state	CTL1	CTL2	CTL3	Mode description
S0, S1	1	1	1	CDP BC1.2 with charging detection.
S3	0	1	1	CDP with remote wakeup for low-speed USB devices / DCP auto-mode for full-speed or high-speed USB devices or after a USB device detached
S4, S5	0	0	1	DCP auto-detect mode without remote wakeup, with charging detection

Table 6. Attach detector truth table

ATTACH_EN	EN	Attach detector
0	X	OFF
1	1	OFF
Vinafix.com ¹	0	ON

M40

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0

Size

Document Number

LF14M


Date: Wednesday, February 26, 2014

Sheet 35 of 102



Rev

-1




Power Sequence





Run Power




Discharge circuit





For Intel Recommend Close to DIMM

C3801 Change to DS3 2013/10/3



M40

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

LF14M

Rev
-1

Date: Wednesday, February 26, 2014

Sheet 38 of 102


Vinafix.com

M40

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 1D05 M	
Size Custom	Document Number LF14M
Date: Wednesday, February 26, 2014	Sheet 39 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

M40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Connected Standby1			
Size A	Document Number LF14M		Rev -1
Date:	Wednesday, February 26, 2014	Sheet 40 of	102

D

C

B

A

Vinafix.com

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected Standby2

Size
A

Document Number

LF14M


Rev	-1
-----	----

Date: Wednesday, February 26, 2014

Sheet 41 of 102

DC Jack

Adaptor in to generate DCBATOUT




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			DCIN JACK	
Size	Document Number	Rev		
A3	LF14M	-1		
Date:	Wednesday, February 26, 2014	Sheet	42	of 102

BATTERY CONNECTOR






2013/10/4
Pin Define


Pin#	Comments	Color
1	GND-	BLACK
2	GND-	BLACK
3	ID	WHITE
4	SMD	GREEN
5	SMC	BLUE
6	BATT+	RED
7	BATT+	RED




SSID = CPU.Regulator





SY8208D for 1D05V




```
SSID = PWR.Plane.Regulator_1p2v0p6v
```




RT8207L for VDDQ



+0.675VS
Iomax: 1A

Follow Wistron SB ULT CRB



D

D

C

C

B

B

A


A

Vinafix.com





M40

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>1D8V S0</div>		
Size <div>A4</div>	Document Number <div>LF14M</div>	Rev <div>-1</div>
Date: Wednesday, February 26, 2014		Sheet 50 of 102

TLV70215 for 1D5V_S0



SSID = VIDEO



eDP connector


2-lane eDP Compare with LM440T 12306-1:

BLON_OUT_C:LM440T PCH->BC->PANEL

eDP_HPD:LM440T & LE443 invert to eDP_HPD#








Need Check I2C Gsensor Power source and determine whether to add I2C block Circuit



Touch Control BD

M40/M50/U40/U50




M40

緯創資通		Wistron Corporation	
21F, 88, Sec-1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT Board Connector			
Size	Document Number	Rev	
Custom	LF14M	-1	
Date: Wednesday, February 26, 2014		Sheet	53 of 102

SSID = VIDEO


HDMI Passive Level Shifter

Close to HDMI Connector








Need Check SPEC

HDMI CONNECTOR




HDMI DDC Passive Level Shifter



SSID = SATA

SATA HDD Connector



ODD Connector

SATA_RX- and SATA_RX+ Trace Length match within 20 mil
Mars:
Exchange ODD and ESATA differential pair each other.



Need Check 2spindle series & Components

SATA Zero Power ODD


Current limit
Active High
typ =>2A

Follow Intel Zero Power ODD SPEC


ODD (M50/U50)



SUPPORT ZERO SATA ODD



原TC5602, TC5603, FC5604 移動到小板



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD / ODD / NGFF SSD			Rev
Title	Document Number	LF14M	-1
Size	Custom		
Date:	Wednesday, February 28, 2014	Sheet	56 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

Vinafix.com

M40

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
E-SATA		
Size A4	Document Number LF14M	Rev -1
Date:	Wednesday, February 26, 2014	Sheet 57 of 102


SSID = Wireless

SSID = mSATA

Mini Card Connector(mSATA)

M40

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
mSATA Connector			
Size	Document Number		Rev
A4	LF14M		-1
Date:	Wednesday, February 26, 2014		Sheet 60 of 102





M40


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>LED Bard/Power Button</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>LF14M</div>		<div>-1</div>
<div>Date:</div>	<div>Wednesday, February 26, 2014</div>	<div>Sheet</div>	<div>61 of 102</div>

1

SSID = KBC




SSID = Touch.Pad



USB 2.0 port/4 Power SW

U6301 place near to IOCNI add 47uF input/output



IO BD
M40/U40/M50/U50

2014/2/6
USB_PP0/PN0改接到USB2.0 Port 1
NET維持不變

Reserved for USB2.0 Card Reader (DY)

USB3.0 CARD READER
USB2.0 PORT4
USB2.0 PORT2

Volume BD
M50/U50

DOCKING BD
M50 only

BTN BD
U50 only

Novo Button
M40/U40

M40/U40 Novo Button

Change IOCNI P/N
Need Check Pin Define with Small BD
2013/10/30

主板Pin定義不動
只動小框
小框Pin只接所需PIN
其餘NC

2014/2/7
SPIC變更為取消音響線

主板Pin定義不動
只動小框
小框Pin只接所需PIN
其餘NC

Modified 10/5
AC CAP IN SMALL BD

Check with small BD 9/25

Figure 14-2. USB 3.0 Docking Topology Overview





Figure 14-3. Detailed USB 3.0 Docking Topology from Broadwell Processor To Re-driver




Core Design

緯創資通 Wistron Corporation
237, 8th, Sec. 1, Hsin-Tai Rd, Hsinchu, Taiwan 305, Taiwan, R.O.C.


IO Board Connector
LF14M

Rev -1




Vinafix.com

M40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A4	Document Number LF14M		Rev -1
Date: Wednesday, February 26, 2014		Sheet 64 of	102

Debug Connector




20.D0183.110

DB Change to 20.F0714.010

(Blanking)

M40


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SENSOR HUB			
Size	Document Number		Rev
A3	LF14M		-1
Date: Wednesday, February 26, 2014		Sheet 66 of	102

Free Fall Sensor

- Note
- no via, trace, under the sensor (keep out area around 2mm)
 - stay away from the screw hole or metal shield soldering joints
 - design PCB pad based on our sensor LGA pad size (add 0.1mm)
 - solder stencil opening to 90% of the PCB pad size
 - mount the sensor near the center of mass of the BM as possible as you can


Need Stuff

Analog G-Sensor




SC Digital G-sensor

The Slave Address (SA0) associated to the LIS3DH is 001100b. SA0/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 001100b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.






M40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thunderbolt (1/5)			
Size	Document Number		Rev
Custom	LF14M		-1
Date:	Wednesday, February 26, 2014		Sheet 68 of 102



M40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thunderbolt (2/5)			
Size	Document Number		Rev
Custom	LF14M		-1
Date:	Wednesday, February 26, 2014		Sheet 69 of 102



M40

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Thunderbolt (3/5)			
Size	Document Number		Rev
Custom	LF14M		-1
Date:	Wednesday, February 26, 2014		Sheet 70 of 102



M40

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thunderbolt (4/5)			
Size	Document Number		Rev
Custom	LF14M		-1
Date:	Wednesday, February 26, 2014		
	Sheet	71	of 102

5

4

3

2

1

D

D

C

C

B

B






A



A


Vinafix.com

M40


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Thunderbolt (5/5)		
Size	Document Number	Rev
A4	LF14M	-1
Date:	Wednesday, February 26, 2014	Sheet 72 of 102




[illegible]





Data Bits 31:0 RANK 0




72.41646.00U
VRAM BOM CTRL



72.41646.00U
VRAM BOM CTRL




Data Bits 31:0 RANK 1




72.41646.00U

VRAM BOM CTRL




72.41646.00U


VRAM BOM CTRL





Data Bits 63:32 RANK 0






72.41646.00U
VRAM BOM CTRL






72.41646.00U
VRAM BOM CTRL



Data Bits 63:32 RANK 1




M40




Undefined Sys <-> GPU IO


KBC <-> GPU




PCH <-> GPU




Thermal IC <-> GPU




CPU Std-Off




VGA Std-Off




WLAN Std-Off




Structure boss



EMI





Vinafix.com

M40	
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
NFC	
Size	Document Number
Custom	LF14M
Date	Wednesday, February 26, 2014
Sheet	87 of 102
Rev	-1

TPM (M40/M50)

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size
A3

Document Number
LF14M

Rev
-1

Date: Wednesday, February 26, 2014

Sheet 88 of 102


Check Date:2013/9/18

2014/2/6

USB_PP0/PN0改接到USB2.0 Port 1

NET維持不變


FingerPrint BD M40/M50




2ND = 20.K0397.006

M40,M50 have Finger Print, USB2.0 Port isn't enough,
USB2.0 PN1/PP1 combine CR2.0 with FP

For EMI Test



Near FPCN1



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A4

Document Number

LF14M

Rev
-1

Date: Wednesday, February 26, 2014

Sheet 89 of 102

M40		
<div>緯創資通Wistron Corporation</div> <div>21F, 6th, Sec. 1, Hsin Tsa Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Express Card		
Size	Document Number	Rev
A2	LF14M	-1
Date: Wednesday, February 28, 2014		Sheet 90 of 102

5	4	3	2	1		
D				D		
C				C		
B				B		
A				A		
M40						
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>						
<div><div>Title</div><div>Smart Card socket</div></div>						
<div><div>Size</div><div>Document Number</div><div>Rev</div></div>						
<div><div>A</div><div>LF14M</div><div>-1</div></div>						
<div><div>Date: Wednesday, February 26, 2014</div><div>Sheet 91 of 102</div></div>						
5	4	3	2	1		

D

C

B

A

Vinafix.com

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX eDP

Size
A

Document Number

LF14M

Rev	-1
-----	----

Date: Wednesday, February 26, 2014

Sheet 92 of 102

D

C

B

A

Vinafix.com

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bottom Docking

Size
A

Document Number

LF14M

Rev	-1
-----	----

Date: Wednesday, February 26, 2014

Sheet 93 of 102

	A	B	C	D	E
4					
3					
2					
1					

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Inter LAN WG1217LM

Size
A3

Document Number
LF14M

Date: Wednesday, February 28, 2014

Rev
-1

Sheet 94 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

M40

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title <div>LAN Switch</div>	
Size <div>A</div>	Rev <div>-1</div>
Date: Wednesday, February 26, 2014	
Sheet	95 of 102

Pin	XDP Signal Name	Target Signal	I/O	Device	Pin	XDP Signal Name	Target Signal	I/O	Device
1	OBSFN_A0	Open	I/O		2	OBSFN_A1	Open	I/O	
3	GND	GND	NA		4	OBSDATA_A[0]	Open	I/O	
5	OBSDATA_A[1]	Open	I/O		6	GND	GND	NA	
7	OBSDATA_A[2]	Open	I/O		8	OBSDATA_A[3]	Open	I/O	
9	GND	GND	NA		10	HOOK0 ¹	RSMRST#	I	System
11	HOOK1	BP_PWRGD_RST# ¹	O	System	12	HOOK2	Open	NA	
13	HOOK3	Open	NA		14	HOOK4 ¹	1.05V core	NA	
15	HOOK5	Open	NA		16	VCCOBS_AB	3.3V SUS	I	System
17	HOOK6	RSMRST# ¹	O	System	18	HOOK7	DBR# ¹	O	System
19	GND	GND	NA		20	TDO	JTAG_TDO	I	PCH
21	TRSTVinafix.com	Open	NA		22	TDI	JTAG_TDI	O	PCH
23	TMS	JTAG_TMS	O	PCH	24	TCK1	Open	NA	
25	GND	GND	NA		26	TCK0	JTAG_TCK	O	PCH


M40

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
PCH_XDP		
Size	Document Number	Rev
A4	LF14M	-1
Date: Wednesday, February 26, 2014		Sheet 96 of 102

BOM Option Table		BOM Models (V=Stuff)			
Function	Acronyms	M40	M50	U40	U50
Woofer AMP	WO			V	V
USB Charger	UC	V with UC_ST	V with UC_ST		
Non USB Charger	NUC			V	V
TPM	TPM	V	V		
FTC	FTC	V			
ODD	ODD		V with SP000		V with Non SP000
Thermal VD	TV				
DOCKING	DK		V		
Fingerprint	FP	V	V		
Backlight Keyboard	BK	V with BK14	V with BK15		
Smiley Sensor	AG	V	V	V	V
For Debug CN	DB	V (in SA)	V (in SA)	V (in SA)	V (in SA)
Highspeed I/O	HIO				
Non Highspeed I/O	Non HIO	V	V	V	V
Platform type					
Haswell	BOM Ctrl Model 28441	64.14335.6DL	64.17433.6DL	64.76825.6DL	64.10035.6DL
Broadwell		64.47025.6DL	64.64925.6DL	64.10025.6DL	64.20025.6DL
PCR Ver. (in SA)	BOM Ctrl Ver 84151	64.10025.6DL	64.10025.6DL	64.10025.6DL	64.10025.6DL
CPU	CPU BOM CTRL	See Config	See Config	See Config	See Config
LAN	LAN BOM CTRL LAN_SURGE	See Config	See Config	See Config	See Config
GPIO LAN	GPIO LAN_SURGE_GPIO	See Config	See Config	See Config	See Config
Touch Panel	TOUCH (V=Non Touch)	See Config	See Config	See Config	See Config
Do Not Stuff	DT/ZZ				



GPU BOM CTRL			For Detail see P22			NVIDIA GC6 Power Management		
GPU	N15V-QM	N158-QT	GPU	N15V-QM	N158-QT			
Lenovo P/N	11202477	11202478	GC6 Support	Not Support	GC6 2.0 only			
QPS (UMA/DV)	V	V	GC6		V			
PR8222	64.27025.6DL	64.20025.6DL	GC6 2.0		V			
PR8206	64.75015.6DL	64.20025.6DL	Non GC6	V				
PR8208	63.R0034.1DL	64.20015.6DL	Non GC6 2.0	V				
PR8209	64.62015.6DL	64.18025.6DL						
PR8204	64.17415.6DL	63.R0034.1DL						
PC8223	78.56222.2FL	78.27224.2FL						

VRAM BOM CTRL (Default Setting: 900MHZ)									
Lenovo P/N	1101097	1101018	1100788	1100897	1101028	1101019	1100661	1100677	
IC Vendor	Micron	Micron	Hynix	Hynix	Samsung	Samsung	Micron	Micron	
IC Vendor P/N	MT41E128H167-1070:R	MT41J256H168A-0930:R	H5TC2G3JFFR-11C	H5TC4G8JAFR-11C	K4W2G144Q-BC1A	K4W4G164QD-BC1A	MT41J128H167-0930:R	MT41R256H168A-1070:R	
VRAM, VRAM, VRAM, VRAM	Stuffed with Diacrete 1GB	Stuffed with Diacrete 2GB/4GB	Stuffed with Diacrete 1GB	Stuffed with Diacrete 2GB/4GB		Stuffed with Diacrete 2GB/4GB	Stuffed with Diacrete 1GB		
R7642(Strap0-L)	N15V-QM:64.10025.6DL	N158-QT:64.49925.6DL	N15V-QM:64.10025.6DL	N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL	N158-QT:64.49925.6DL	N15V-QM:64.10025.6DL	
R7631(Strap0-R)	N15V-QM:64.10025.6DL		N158-QT:64.49925.6DL	N158-QT:64.49925.6DL		N158-QT:64.49925.6DL			
R7643(Strap1-L)	N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL	N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL	
R7632(Strap1-R)									
R7644(Strap2-L)	N15V-QM:64.10025.6DL					N15V-QM:64.10025.6DL			
R7633(Strap2-R)			N15V-QM:64.10025.6DL	N15V-QM:64.10025.6DL				N15V-QM:64.10025.6DL	
R7645(Strap3-L)	N15V-QM:64.10025.6DL			N15V-QM:64.10025.6DL					
R7635(Strap3-R)			N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL			N15V-QM:64.10025.6DL	
R7646(Strap4-L)	N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL	N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL		N15V-QM:64.10025.6DL	
R7634(Strap4-R)									
R7639(ROM_SI-L)	N15V-QM:64.10025.6DL	N158-QT:64.24925.6DL	N15V-QM:64.10025.6DL	N158-QT:64.20025.6DL		N158-QT:64.30025.6DL		N15V-QM:64.10025.6DL	
R7636(ROM_SI-R)			N158-QT:64.10025.6DL				N158-QT:64.15025.6DL		
R7640(ROM_SO-L)	N15V-QM:64.10025.6DL	N158-QT:64.49915.6DL	N15V-QM:64.10025.6DL	N158-QT:64.49915.6DL		N15V-QM:64.10025.6DL	N158-QT:64.49915.6DL	N15V-QM:64.10025.6DL	
R7637(ROM_SO-R)									
R7641(ROM_SCLK-L)	N15V-QM:64.10025.6DL	N158-QT:64.49915.6DL	N15V-QM:64.10025.6DL	N158-QT:64.49915.6DL		N158-QT:64.49915.6DL		N15V-QM:64.10025.6DL	
R7638(ROM_SCLK-R)									









M40	
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
Change History	
Size	Document Number
A3	LF14M
Date:	Wednesday, February 26, 2014
Sheet	98 of 102
Rev	-1

(AC mode)




SHARK BAY POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

