MS_7641 Ver：4.0

CPU:

AMD AM3 AM3+

System Chipset:

AMD/ATI 760G/880G

AMD/ATI RS710

On Board Chipset:

FINTEK Super I/O -- F71868AD
LAN -- RLT8111E/8105E
HD Codec --ALC887/892
BIOS -- SPI ROM 8M

Main Memory:

DDR III X 2 (Max 8GB)

Expansion Slots:

PCI-E X1 X1
PCI-E X16 X1
PCI 2.2 Slot X1

Clock Generator:

Controller--RTM-880N-793

PWM:

UPI1601

MICRO-START INTL CO.,LTD.

01 Cover Sheet

Size: Custom | Document Number: MS_7641 | Rev: 4B

Date: Wednesday, December 21, 2011 | Sheet 1 of 37

Project RS-740/760 BLOCK DIAGRAM



MSI MICRO-START INT'L CO.,LTD.

Title: 02 BLOCK DIAGRAM

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 2 of 37

SB700/750 GPIO Config

GPIO Name	Type	Function description	Pin	Page
PCICLK5/GPIO41	3.3V	PCI_CLK5	T3	19
REQ3#/GPIO70		PREQ#3	AE6	19
REQ4#/GPIO71		PREQ#4	AB6	19
GNT3#/GPIO72		Unused	AC6	19
GNT4#/GPIO73		Unused	AE5	19
INTE#/GPIO33		PCI_INTA#	AD3	19
INTF#/GPIO33		PCI_INTB#	AC4	19
INTG#/GPIO33		PCI_INTC#	AE2	19
INTH#/GPIO33		PCI_INTD#	AE3	19
LDRQ1#/GNT5#/GPIO68		Unused	AB8	19
BMREQ#/REQ5#/GPIO68		PREQ#5	AD7	19
RI#/EXTEVNT0#		RI#	E2	19
SLP_S2/GPM9#		Unused	H7	19
GA20IN/GEVENT0#		A20GATE	Y15	19
KBRST#/GEVENT1#		KBRST#	W15	19
LPC_PME#/GEVENT3#		LPC_PME#	K4	19
LPC_SMI#/EXTEVNT1#		LPC_SMI3	K24	19
S3_STATE/GEVENT5#		Unused	F1	19
SYS_RESET#/GPM7#		FP_RST#	J2	19
WAKE#/GEVENT8#		WAKE#	H6	19
BLINK/GPM6#		Unused	F2	19
MBALERT#THRMTRIP#/GEVENT2#		SMBALERT#	J6	19
SATA_ISO#/GPIO10		SB_GPIO10	AE18	19
CLK_REQ3#/SATA_IS1#/GPIO6		SB_GPIO6	AD18	19
SMARTVOLT/SATA_IS2/GPIO4		SB_GPIO4	AA19	19
CLK_REQ0#SATA_IS3#/GPIO0		SB_GPIO0	W18	19
CLK_REQ1#/SATA_IS4#/GPIO3		SB_GPIO39	V17	19
CLK_REQ2#/SATA_IS5#/GPIO40		SB_GPIO40	W20	19
SPKR/GPIO2		SPKR	W21	19
SCL0/GPOC0#		SCLK	AA18	19
SDA0/GPOC1#		SDATA	W18	19
SCL1/GPOC2#		SCLK1	K1	19
SDA1/GPOC3#		SDATA1	K2	19
DDC1_SCL/GPIO9		Unused	AA20	19
DDC1_SDA/GPIO8		SPI_WP#	Y18	19
LLB3/GPIO66		LC_SENSE	C1	19
SHUTDOWN#/GPIO5		SB_GPIO5	Y19	21
DDR3_RST#/GEVENT7#		Unused	G5	21
SB_OC6#/IR_TX1/GEVENT6#		OC6#	B9	21
USB_OC5#IR_TX0/GPM5#		OC5#	B8	21
USB_OC4#IO_RX0/GPM4#		OC4#	A8	21
USB_OC3#/IR_RX1/GPM3#		OC3#	A9	21
USB_OC2#/GPM2#		OC2#	E5	21
USB_OC1#/GPM1#		OC1#	F8	21
USB_OC0#/GPM0#		OC0#	E4	21
AZ_SDIN0/GPIO42		SDATA_IN_R	J7	21
AZ_SDIN1/GPIO43		Unused	J8	21
AZ_SDIN2/GPIO44		Unused	L8	21
AZ_SDIN3/GPIO46		Unused	M3	21

SB700/750 GPIO Config

GPIO Name	Type	Function description	Pin	Page
AZ_DOCK_RST#/GPM8#	3.3V	Unused	L5	21
PS2_DAT/EC_GPIO0		Unused	H19	21
PS2_CLK/EC_GPIO1		Unused	H20	21
SPI_CS2#/EC_GPIO2		Unused	H21	21
IDE_RST#/F_RST#/EC_GPO3		Unused	F25	21
PS2KB_DAT/EC_GPIO4		Unused	D22	21
PS2KB_CLK/EC_GPIO5		Unused	E24	21
PS2M_DAT/EC_GPIO6		Unused	E25	21
PS2M_CLK/EC_GPIO7		Unused	D23	21
USBCLK/14M_25M_48M_OSC		USB_48M_CLK	C8	21
KSO_16/EC_GPIO8		Unused	A18	21
KSO_17/EC_GPIO9		Unused	B18	21
EC_PWM0/EC_GPIO10		Unused	F21	21
SCL2/EC_GPIO11		Unused	D21	21
SDA2/EC_GPIO12		Unused	F19	21
SCL3_LV/EC_GPIO13		Unused	E20	21
SDA3_LV/EC_GPIO14		Unused	E21	21
EC_PWM1/EC_GPIO15		Unused	E19	21
EC_PWM2/EC_GPIO16		SB_GP16	D19	21
EC_PWM3/EC_GPIO17		Unused	E18	21
KSI_0/EC_GPIO18		Unused	G20	21
KSI_1/EC_GPIO19		Unused	G21	21
KSI_2/EC_GPIO20		Unused	D25	21
KSI_3/EC_GPIO21		Unused	D24	21
KSI_4/EC_GPIO22		Unused	C25	21
KSI_5/EC_GPIO23		Unused	C24	21
KSI_6/EC_GPIO24		Unused	B25	21
KSI_7/EC_GPIO25		Unused	C23	21
KSO_0/EC_GPIO26		Unused	B24	21
KSO_1/EC_GPIO27		Unused	B23	21
KSO_2/EC_GPIO28		Unused	A23	21
KSO_3/EC_GPIO29		Unused	C22	21
KSO_4/EC_GPIO30		Unused	A22	21
KSO_5/EC_GPIO31		Unused	B22	21
KSO_6/EC_GPIO32		Unused	B21	21
KSO_7/EC_GPIO33		Unused	A21	21
KSO_8/EC_GPIO34		Unused	D20	21
KSO_9/EC_GPIO35		Unused	C20	21
KSO_10/EC_GPIO36		Unused	A20	21
KSO_11/EC_GPIO37		Unused	B20	21
KSO_12/EC_GPIO38		Unused	B19	21
KSO_13/EC_GPIO39		Unused	A19	21
KSO_14/EC_GPIO40		Unused	D18	21
KSO_15/EC_GPIO41		Unused	C18	21
SATA_ACT#/GPIO67		SATA_LED#	W11	21
IDE_D0/GPIO15		Unused	AD24	21
IDE_D1/GPIO16		Unused	AD23	21
IDE_D2/GPIO17		Unused	AE22	21
IDE_D3/GPIO18		Unused	AC22	21

SB700/750 GPIO Config

GPIO Name	Type	Function description	Pin	Page
IDE_D4/GPIO19	3.3V	Unused	AD21	20
IDE_D5/GPIO20		Unused	AE20	
IDE_D6/GPIO21		Unused	AB20	
IDE_D7/GPIO22		Unused	AD19	
IDE_D8/GPIO23		Unused	AE19	
IDE_D9/GPIO24		Unused	AC20	
IDE_D10/GPIO25		Unused	AD20	
IDE_D11/GPIO26		Unused	AE21	
IDE_D12/GPIO27		Unused	AB22	
IDE_D13/GPIO28		Unused	AD22	
IDE_D14/GPIO29		Unused	AE23	
IDE_D15/GPIO30		Unused	AC23	
SPI_DI/GPIO12		SPI_DATAIN	G6	
SPI_DO/GPIO11		SPI_DATAOUT	D2	
SPI_CLK/GPIO47		SPI_CLK	D1	
SPI_HOLD#/GPIO31		SPI_HOLD_L	F4	
SPI_CS#/GPIO32		SPI_CS#	F3	
LAN_RST#/GPIO14		CPU_PRESENT#	U15	
ROM_RST#/GPIO14		Unused	J1	
FANOUT0/GPIO3		Unused	M8	
FANOUT1/GPIO48		COM_GPIO	M5	
FANOUT2/GPIO49		Unused	M7	
FANIN0/GPIO50		Unused	P5	
FANIN1/GPIO51		Unused	P8	
FANIN2/GPIO52		Unused	E8	
TEMPIN0/GPIO61		Unused	B6	
TEMPIN1/GPIO62		Unused	A6	
TEMPIN2/GPIO63		Unused	A5	
TEMPIN3/TALERT#/GPIO64		TALERT3	B5	
VIN0/GPIO53		Unused	A4	
VIN1/GPIO54		Unused	B4	
VIN2/GPIO55		Unused	C4	
VIN3/GPIO56		Unused	D4	
VIN4/GPIO57		Unused	D5	
VIN5/GPIO58		Unused	D6	
VIN6/GPIO59		Unused	A7	
VIN7/GPIO60		Unused	B7	

F71882 GPIO Config

GPIO Name	Type	Function description	Pin	Page
VIDO5/GP27	3.3V	Unused	AD21	20
VIDO4/GP26		Unused	AE20	
VIDO1/GP21/VGP0		Unused	AB20	
PME#/GP54		Unused	AD19	
KRST#/GP62		Unused	AE19	
GA20/JP7		Unused	AC20	
KDAT/GP61		Unused	AD20	
KCLK/GP60		Unused	AE21	
MDAT/GP57		Unused	AB22	
MCLK/GP56		Unused	AD22	
SUSC#/GP53		Unused	AE23	
PSON#/GP42		Unused	AC23	
PANSWH#/GP43		SPI_DATAIN	G6	
PWRON#/GP44		SPI_DATAOUT	D2	
PCIRST3#/GP11		SPI_CLK	D1	
PCIRST2#/GP12		SPI_HOLD_L	F4	
FAN_CTL3/GP36		SPI_CS#	F3	
FAN_TAC3/GP36		CPU_PRESENT#	U15	
FAN_CTL2/GP51		Unused	J1	
FAN_TAC2/GP52		Unused	M8	
FAN_CTL1		COM_GPIO	M5	
FAN_TAC1		Unused	M7	
VID2/GP32		Unused	P5	
VID3/GP33		Unused	P8	
VID3/GP33		Unused	E8	
VID4/GP34		Unused	B6	
VID5/GP35		Unused	A6	

PCI Config.

DEVICE	MCP1 INT Pin	REQ# / GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INTE# PCI_INTF# PCI_INTG# PCI_INTH#	PREQ#0 PGNT#0	AD21	PCICLK0
PCI Slot 2	PCI_INTF# PCI_INTG# PCI_INTH# PCI_INTE#	PREQ#1 PGNT#1	AD22	PCICLK1

MSI MICRO-START INT'L CO.,LTD.

Title: 03 GPIO Configuration

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 3 of 37



MSI MICRO-START INT'L CO.,LTD.

Title: 04 Clock Distribution

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 4 of 37

Power Deliver Chart



MSI MICRO-START INT'L CO.,LTD.

Title: 05 Power Deliver Chart

Size: C | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 5 of 37





MSI Link to the Future	MICRO-START INT'L CO.,LTD.		
Title	07 VRM dirve		
Size: Custom	Document Number: MS_7641	Rev: 40	
Date: Friday, December 23, 2011	Sheet 7 of 37		



REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

NB	NB_OSC_14M
RS740	3.3V 33R serial
RX780	1.8V 75R/100R
RS780	1.1V 150R/75R

MICRO-START INT'L CO.,LTD.

Title: 08 Clock-Gen RTM880N-793

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 8 of 37



MSI CONFIDENTIAL
RD(C)20120109002
FOR PE(陳雷) ONLY

Title	09 AM3 HT I/F,CTRL&DEBUG		
Size	Document Number		Rev
Custom	MS_7641		40
Date:	Wednesday, December 21, 2011	Sheet 9	of 37

MICRO-START INT'L CO.,LTD.





MICRO-START INTL CO.,LTD.

11 AM3 PWR & GND

Size	Document Number	Rev
Custom	MS_7841	4.0

Date: Thursday, December 22, 2011 Sheet 11 of 32



MICRO-START INT'L CO.,LTD.

Title: 12 First Logical DDR DIMM		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Wednesday, December 21, 2011	Sheet 12 of 37	



REF2

NB

X_760G

REF3

NB

X_785G

Check U10 New Version : Port Number

RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			



Adding some 0.01uF stitching capacitors for crossing a split when these signals change different reference layer.

MICRO-START INT'L CO.,LTD.

Title: 13 760G&785G&880G-HT

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 13 of 37



RX780/RS740/RS780 GPP difference table

	RS740	RX780/RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RX780/RS740/RS780 GPP Routing table

	RS740	RX780/RS780
GPP X4 CONNECTOR	GPP[2:0]	GPP[3:0]
GPP X1 CONNECTOR		GPP4
GIGABIT ETHERNET	GPP3	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

MICRO-START INT'L CO.,LTD.

Title: 14 760G&785G&880G-PCIE I/F

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 14 of 37

SPEC. HI:0.7VCC LOW:0.3VCC

if not support DVI can remove C684 C683 C685 C686

RX740/RS740/RS780 difference table

	RS740	RX780	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OC	OC	OC/3.3V IN *
LDT_STOP# IN(default)/IN	3.3V IN	1.8V IN	1.8V IN/OC

*, CLMC mode: NB send LDT_STOP#, ALLOW_LDTSTOP will become input RS780 & DDR3 based CPU: use an open-drain buffer and pulled up to 1.8V_S0 through a 1-kR 5% resistor on the Northbridge side

Stuff : RX780
Nc : RS780

Stuff : RS740

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V) vref	100M DIFF
REFCLK_N	NC	NC		100M DIFF
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* RS780 can be used as clock buffer to output two PCIE reference clocks. By deault, chip will configured as input mode, BIOS can program it to output mode.

RS780 SYSRESET# Take the pulling-down resistor of SYSRESET# out

RS740 If use A_RST#, ACC function will be fail.

RS780/RS740/RS780 DEBUG PIN MAPPING

	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLON	LVDS_BLON
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL

RX740/RS740/RS780 JTAG PIN MAPPING

	RX780	RS740/RS780
TRST	TEST_EN	TEST_EN
TMS(TP220)	PCIE_RST3(TP222)	DDC_DATA(TP223)
TDI	I2C_DATA	I2C_DATA
TCK	I2C_CLK	I2C_CLK
TDO(TP218)	PWM_GPIO6(TP219)	TMDS_HPD(TP221)

RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO
1 : Disable (RS740); Enable (RX780/RS780)
0 : Enable (RS740); Disable(RX780/RS780)

RX780: pin DFT_GPIO5
RS780: pin VSYNC

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.
111: register defined (register default to Config E) default
110: 4-0-0-0-0 Config A
101: 4-4-0-0-0 Config B
100: 4-2-2-0-0 Config C
011: 4-2-1-1-0 Config D
010: 4-1-1-1-1 Config E
others: register defined (default to Config E)

RS740/RX780/RS780: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RX780: pin DFT_GPIO1
RS780: pin SUS_STAT#

RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE

Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS780: pin HSYNC
RX780: Not Applicable

MSI MICRO-START INTL CO.,LTD.

Title: 15 760G&785G&880G-SYSTEM I/F

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Friday, December 23, 2011 | Sheet 15 of 37



FOR RS780,R148,R162,C203 and C202 will be populated.



RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8

RS740/RX780/RS780: LOAD_EEPROM_STRAPS

```
Selects Loading of STRAPS from EEPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
default values if not connected
RS740: pin DFT_GPIO1

RS780: pin SUS_STAT#
```

RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

```
Enables the Test Debug Bus using GPIO and/or memory IO
1 : Disable (RS740/RS780); Enable (RX780)
0 : Enable  (RS740/RS780); Disable(RX780)
RS740: pin DFT_GPIO5

RS780: pin VSYNC
```

RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE


```
Enables Side port memory
1.  Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS740:  pin DFT_GPIO0
RS780:  pin HSYNC
```

RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE

```
Enables Test debug bus
using PCIE bus
1.  Disable (can be enabled
      thru nbcfg register)
0 : Enable

RS780: configurable thru register
            setting only
RS780: Not supported
```

MICRO-START INT'L CO.,LTD.

Title: 16 760G&785G&880G-SPMEM/STRAPS		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Friday, December 23, 2011	Sheet 16 of 37	

RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVDD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVDD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC

VDDHT 0.6A

VDDHTRX 0.7A

VDDHTTX 0.4A

VDDPCIE 2.5A

VDDC RS880P: Nominal voltage is 1.2 V at 13 A

VDD18_MEM
RS780 without Side-Port/RX781/RS780C/RS780L/RS780MC:
Connected to GND plane (preferred) or connected to 1.8V_S0 power rail.

MICRO-START INT'L CO.,LTD.

Title: 17 760G&785G&880G-POWER

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Friday, December 23, 2011 | Sheet 17 of 37





MSI MICRO-STAR INT'L CO.,LTD.			
Title: 19 SB810&SB850-SATA/HWM/SPI			
Size: Custom	Document Number: MS_7641		Rev: 40
Date: Friday, December 23, 2011	Sheet 19 of 37		





REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK

Note: SB700/SB750 A12 IMC_GPO[17:16] require external pull-up/pull-down resistors to configure ROM straps. However, SB710/SB750 A14 IMC_GPO[17:16] require only external pull-down resistors to configure ROM straps.



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT	
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[30:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

MSI Link to the Future MICRO-START INT'L CO.,LTD.

Title: 22 SB810&SB850-STRAPS

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 22 of 37





POWER CIRCUIT FOR USB PORT 4,5



REAR PANEL USB CONNECTOR FOR USB PORT 4,5

Trace lengths must be less 12 inches



Match pairs to 50 mil.

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

FRONT PANEL USB CONNECTOR FOR USB PORT 0,1



NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

REAR PANEL USB CONNECTOR FOR USB PORT 4,5

Trace lengths must be less 12 inches



Match pairs to 50 mil.

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

FRONT PANEL USB CONNECTOR FOR USB PORT 6,7

Trace lengths must be less 5 inches



Match pairs to 50 mil.

NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22



MSI Link to the Future MICRO-START INT'L CO.,LTD.

Title: 25 USB connectors

Size	Document Number	Rev
Custom	MS_7641	40

Date: Wednesday, December 21, 2011 Sheet 25 of 37



MICRO-START INT'L CO.,LTD.

Title: 26 VGA&HDMI&DVI CONN

Size	Document Number	Rev
Custom	MS_7641	40

Date: Friday, December 23, 2011 | Sheet 26 of 37







FAN CONTROL

29 CPU-FANPWM — CPU-FANPWM

CPU FAN



SYSFAN



MSI MICRO-START INT'L CO.,LTD.

Title: 30 FAN		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Thursday, December 22, 2011	Sheet 30 of 37	





use Slp_s3# control SYS_PWRGD refer to AMD reference circuit



Chage 1087 to 7707 for Power up seqence









FIELD	OEM/ODM	COST DOWN
ADD	R507,R508,R599 ,D56,R603	R601,R602,R630
REMOVE	R601,R602,R600	R507,R508,R599 ,D56,R603
CHANGE	R602=C0.1u/16V5V0402	R602=51Kohm/0402





CPU_VDDR 1.2V POWER

CPU_VDDR 1.2V 1.75A

ADD R394 to increase the driving of 1.2VREF ;Each output is capable of 700uA sinking current and 300uA souring current





S5	S3	MODE	5VDUAL	REMARK
1	1	X	VCC5	S0/S1/S2
1	0	X	VCC5_SB	S3
0	X	1	VCC5_SB	S4/S5
0	X	0	SHUTDOWM	S4/S5



FOR reference Voltage







MSI Link to the Future	MICRO-START INT'L CO.,LTD.		
Title	33 ATX/Front Panel/KB/EMI		
Size: Custom	Document Number: MS_7641		Rev: 40
Date: Wednesday, December 21, 2011	Sheet 33 of 37		

PCB

PCB1

PK0-0764131-G37

BATTERY

BAT1_X1

BAT_CR2032

CPU RM

CPU1_X1

E95-0000003-H06

Mounting Holes

X_MH1 X_MH2 X_MH3 X_MH4 X_MH5 X_MH6

R34 X_0R0402

R35 X_0R0402

FOR EMI

R387 X_0R0402

R64 X_0R0402

FOR EMI

NB HEATSINK

HS_NB1

MEC1 MEC1 MEC2 MEC2

HS-0402446-RH

need change new PN for AMD NB

SB HEATSINK

HS_SB1

MEC1 MEC1 MEC2 MEC2

HS-040163A-RH

Optics Orientation Holes

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

HDMI_L

PCB

X_HDMI_LOGO

LABEL

OPT

LABEL

LABEL2

OPT

LABEL2

LABEL1

OPT

LABEL1

BIOSLABEL

OPT

BIOSLABEL

EL-CAP USED BY CFG_2331_816GH.

Simulation

SIM2 SIM2 X_PIN1*2

SIM1 SIM1 X_PIN1*2

VCC5

RUBBER1 OPT RUBBER

RUBBER2 OPT RUBBER

REF8 OPT CD100u16EL5-RH

REF9 OPT CD470u16EL11.5

REF10 OPT CD1000u63EL11.5-RH

REF12 OPT CD10u16EL5-RH

REF19 OPT CD1800u63EL11.5-RH

MSI Link to the Future MICRO-START INTL CO.,LTD.

Title: 34 Mannual parts for BOM

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 34 of 37

MSI MICRO-STAR INTERNATIONAL
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: 35 POS MAP		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Wednesday, December 21, 2011	Sheet 35 of 37	

PWROK MAP



MICRO-START INTL CO.,LTD.

Title: 36 Power OK MAP		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Wednesday, December 21, 2011	Sheet 36 of 37	

MS-7641-4.0

Base on 7641-3.11 change as follows:

1.change VRM IC to UP1601 and add one phase to 4+1,2 hi mos and 2 low mos,follow 7692-2.0
2.add DVI connector

MICRO-START INT'L CO.,LTD.

Title: 37 Modify History

Size: Custom | Document Number: MS_7641 | Rev: 40

Date: Wednesday, December 21, 2011 | Sheet 37 of 37