

Quanta Project Name: XM1


Dell Project Name: Nike

G94 VGA

2008-03-17


REV : A1A


X01 Stage


		QUANTA COMPUTER	
Title: CoverPage			
Size:	Document Number: XM1 G92 VGA		Rev: 1A
Date:	Monday, March 17, 2008		Sheet 1 of 21

System Block Diagram for Nike G94 VGA

02







QUANTA
COMPUTER

Size

Document Number

Rev

GM2_Pcie_A_POWER

XM1 GM2 VGA

1A

Date

Author

Sheet

of

Total

Monday, March 17, 2008


Ednet


3

of



31

04







FBA_CMD27..0 4
FBA_CMD18..4
FBA_CMD7..0 4
FBA_DCS_WPR7..0 4









Missor Function Signal Mapping



PIN	MF LOGIC STATE	
	HIGH	LOW
RAS#	H10	H3
CAS#	F9	F4
WE#	H4	H9
CS#	F4	F9
CKE	H9	H4
A0	K9	K4
A1	H11	H2
A2	K10	K3
A3	M9	M4
A4	K4	K9
A5	H2	H11
A6	K3	K10
A7	L4	L9
A8	K2	K11
A9	M4	M9
A10	K11	K2
A11	L9	L4
BA0	G9	G4
BA1	G4	G9
BA2	H3	H10






 FBB_CMD[27:0] 4
 FBB_D[83:0] 4
 FBB_DQM[7:0] 4
 FBB_DQS_RN[7:0] 4
 FBB_DQS_WP[7:0] 4













BIOS ROM SPI ROM for V-BIOS




U33 dual layout for SST with SGT
(U37).



MECHANICAL COMPONENTS-Screw Holes




HDCP ROM




Stuff R202 for
standard I2C ROM(AT24C16B(190-00007-0000-T00)).
Stuff R201 for
crypto ROM(AT88SC0808C-SU)


PRIMARY VGA (DAC A)



TV OUT (DAC B)



SECONDARY VGA (DAC C)--NO USING on Nike






G92_VGA_& TV OUT



Size Document Number Rev
 10M1 G92_VGA 1A
 Date: Monday, March 17, 2008 Sheet 12 of 21



LVDS (LINK A/B) AND BACKLIGHT CONTROL

13




Adress : A9H --Contrast
AAH --Backlight






Populate either for G71M/G92M



8



QUANTA
COMPUTER

G92_Xtal_&_I2C

Size	Document Number
	1111-222-1121



	XM1 G92 VGA
--	-------------

Date: Monday, March 17, 2014

Show

10

1A



LOW VREF

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD1 VID1
7	OUT	N/A	FBVDD VID0
8	OUT	LOW	OVER TEMP/GPU SHUTDOWN
9	OUT	LOW	THERMAL ALERT/FAM PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL


TABLE 2: PCDEVID SWITCH SETTING DECODE
Switches are from left to right with the first switch being *

DVID #	DVID #
* 0 1 2 3 4 5 6 7	* 8 9 10 11 12 13 14 15
0 0 0 0 0 0	0 0 0 0 1 8
0 1 0 0 0 1	0 1 0 0 1 9
0 0 1 0 0 2	0 0 1 0 1 10
0 1 1 0 0 3	0 1 1 0 1 11
0 0 0 1 0 4	0 0 0 1 1 12
0 1 0 1 0 5	0 1 0 1 1 13
0 0 1 1 0 6	0 0 1 1 1 14
1 1 1 1 0 7	1 1 1 1 1 15

Note 1: DVID * always = 0 except for decimal 7 and 15 where it is set to 1 as shown.
Note 2: If PCDEVID[4]-0 needs to be 1 for a particular GPU DEVID, it is done by jumpering J21 1-2 (see below).

SEE the latest documentation for more details on G9x Straps!
For multi-level stuff the appropriate resistance to gnd or VDD as required
For Binary stuff the appropriate PU or PD as required,
Note: The correct reference value must be used..
Don't use strap 0 or 2 options below if switches are used, Reserved for binary mode or no switch only

PCI_DEVID[4]/SUBVENDOR
Strap selectable



256-bit VDDs

STRAP	VALUE	MEMORY
0000	5K PD	Reserved
0001	10K PD	16MB/32 GDDR3
0010	15K PD	16MB/32 GDDR3
0011	20K PD	16MB/32 GDDR3
0100	25K PD	Reserved
0101	30K PD	32MB/32 GDDR3
0110	35K PD	32MB/32 GDDR3
0111	45K PD	32MB/32 GDDR3

BIT


ROM_SI	0	RAMCFG_0	RAMCFG[3:0]	512MB (16Mx32)	1024MB (32Mx32)
	1	RAMCFG_1		0001 --- 256-bit Qimonda	0101 --- 256-bit Qimonda
	2	RAMCFG_2		0010 --- 256-bit Hynix	0110 --- 256-bit Hynix
	3	RAMCFG_3		0011 --- 256-bit Samsung	0111 --- 256-bit Samsung
NOTE: See table 1 for the correct value/location of the ROM_SI resistor for the memory used					
ROM_SO	0	TVMODE_0	TVMODE[2:0]		ROM_SO not required can be set in VBIOS
	1	TVMODE_1		000 --- DEFAULT	
	2	TVMODE_2	XCLK_277		
	3	XCLK_277		1 --- DEFAULT	See NOTE 2
ROM_SCLK	0	PEX_PLL_EN_TERM100	PEX_PLL_EN_TERM100		SUB_VENDOR
	1	SLOT_CLK_CFG		0 --- DEFAULT	1 --- DEFAULT
	2	SUB_VENDOR	SLOT_CLK_CFG		PCI_DEVID_EXT
	3	PCI_DEVID_EXT		1 --- DEFAULT	0 --- DEFAULT
See NOTE 2					
STRAP0	0	USER_0	USER[3:0] (LVDS RESOLUTION OR EDID SELECT SWITCH)		
	1	USER_1			
	2	USER_2			
	3	USER_3			
See Table 3 shown on the LVDS DISPLAY page which outlines the proper switch setting for the panel in use. NOTE: If the LVDS panel is not in use the EDID MODE must be used else SW may prohibit other display outputs					
STRAP1	0	3GIO_PADCFG_LUT_ADR_0	3GIO_PADCFG_LUT_ADR[3:0]		
	1	3GIO_PADCFG_LUT_ADR_1		0001 --- DEFAULT	
	2	3GIO_PADCFG_LUT_ADR_2			
	3	3GIO_PADCFG_LUT_ADR_3			
See NOTE 2					
STRAP2	0	PCI_DEVID_0	PCI_DEVID[3:0]		
	1	PCI_DEVID_1		BRING-UP SKU: Set the PCDEVID for the specific GPU DEVID according to table 2	
	2	PCI_DEVID_2		CUSTOMER SKU: Select the value/location of the strap 2 resistor for a specific GPU PCDEVID according to Table 1	
	3	PCI_DEVID_3			

NOTE 2: See table 1 for the correct value/location of the strap resistor for the desired modes
NOTE 3: Bring-up SKU(s) have jumper configurable subvendor and DEVID_4 settings see the ROM_SCLK STRAP

TABLE 1: STRAP DECODE ACCORDING TO
TERMINATION RESISTANCE/VOLTAGE

TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [3:0]	GND [3:0]
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110

EXAMPLE: 3GIO_PADCFG_LUT_ADR[3:0] is desired to be set to 0001
TABLE 1 shows that 0001 = a 10K resistance to GRND
so it is populated in the PD STRAP 1 position



QUANTA
COMPUTER

File

G92_STRAPS

Size

Document Number

XM1 G92 VCA

Rev

1A

Date:

Monday, March 17, 2008

Sheet


19

of

21



FBVDDQ Thermal PAD is ground pin
It has to connect to ground

20



Title		
FBVDD for NVIDIA_NB8E GLM3		
Size	Document Number	Rev
Custom		
Date:	Monday, March 17, 2008	Sheet 20 of 25

VID : 5 4 3 2 1 0
 1.55V : 0 0 0 0 0 0
 1.075V : 0 1 0 0 1 1
 1.05V : 0 1 0 1 0 0
 0.975V : 0 1 0 1 1 1
 0.95V : 0 1 1 0 0 0
 0.9V : 0 1 1 0 1 0
 0.85V : 0 1 1 1 0 0



[illegible]