


VER : 1A	
BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY(UMA,HR,DC)W/O CPU
31ZRLMB0010	ZRL MB(UMA,HR,DC,SURGE)W/O CPU

VER : 1A	
BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY(UMA,HR,DC)W/O CPU
31ZRLMB0010	ZRL MB(UMA,HR,DC,SURGE)W/O CPU



## ZRL BLOCK DIAGRAM




ZRL power tree



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BI/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable







Dr-Bios.com



## DP &amp; PEG Compensation





eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



PEG\_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms

PEG\_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

## Processor pull-up (CPU)



## eDP Hot-plug


HPD disable

INT eDP\_HPQ



Quanta Computer Inc.


PROJECT : ZRL



Dr-Bios.com



## 07



	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : ZRL


Size	Document Number <b>Sandy Bridge 4/4</b>	Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 7 of 34



Cougar Point (DMI,FDI,PM)




Cougar Point (LVDS,DDI)





Follow PDG eDP disable guide

PCH Pull-high/low(CLG)




## System PWR\_OK(CLG)







RTC Circuitry(RTC)




HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00 W25X32VSSIG: AKE392P0N00



PCH2 (CLG)



Add MOSFET to separate CODEC SYNC signal



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Size


Document Num







C

Date:

Tuesday, Jun 10, 2025


Cougar Point (HDA,JTAG,SATA)





# Cougar Point (GPIO,VSS\_NCTF,RSVD)



11



	dGPU_PWR_CTRL# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)  
1 = GPU power is control by H/W (pure Discrete SKU)

## GPIO Pull-up/Pull-down(CLG)



GPIO27:  
Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep.  
If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

SV\_SET\_UP

High = Strong (Default)

TEST\_SET\_UP

R124 10K 4

R107 0.4

PCH\_GPIO15

R379 1K 4

S5

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

SGPIO

S\_GPIO

R111 1K/F 4

R95 100 4

MFG-TEST

MFG\_MODE

R374 10K 4

R360 0.4

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY

High = Disable (Default)

Low = Enable

BIOS RECOVERY




High = Disable (Default)

Low = Enable

Cougar Point-M (POWER)




## IBEX PEAK-M (GND)







DDR RVS 4H





02/23 Remove 0ohm to GND

PC2100 DDR3 SDRAM SO-DIMM (204P)

Place these Caps near So-Dimm0.






CAD Note: All VREF traces should have 10 mil trace width






# DDR\_RVS (DDR)




Lid Switch (Hall sensor)





## HDMI



**EMI**




## HDMI-detect




Dr-Bios.com

## LAN


```
<BOM note>
If center tap power come from internal switch regulator=>Stuff 52SWR@ (Default)
If center tap power come from internal LDO=>Stuff 52LDO@
```




# TRANSFORMER




## RJ45 Connector




+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA




## MAIN SATA HDD



## ODD (SATA)




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZRL</b>		Size	Document Number	Rev
			<b>SATA-HDD/ODD/USB-ESATA</b>	1A
Date:	Tuesday, June 21, 2011	Sheet	20	of 34


Dr-Bios.com




## Codec



## Power




## Mute(ADO)



## Internal MIC




## Internal Speaker




PROJECT : ZRL			
Size	Document Number	Rev	1A
REALTEK ALC271X			
Date	Tuesday, June 21, 2011	Sheet	21 of 34

Dr-Bios.com


MIC




HP




C-test , remove Q25,Q24, stuff R236,R235 fix POPO sound



### 4 in 1 CARD READER IC (SD,MMC,xD,MS)




CTRL0, CTRL 1 trace length shorter ,  
and surround with GND.



```
PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input
```




**2 IN 1 CARD READER CONN (SD/MMC)**




Main	DFHS11FR011
Second	DFHS11FR033

## USB




**BT**




**LED**

## POWER



## USB/B



**Quanta Computer Inc.**

**PROJECT : ZRL**


**USB/ BT**

Size	Document Number
Date:	Tuesday, June 21, 2011


Sheet 24 of 34

Rev  
1A


# K/B




# TP




# CPU FAN



# HOLE







**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev 1A
KB/FAN/TP+FP		
Date: Tuesday, June 21, 2011	Sheet 25 of 34	









**OCP:6.6A**  
L(ripple current)  
=(9-5)\*5/(2.2u\*0.4M\*9)  
=2.525A  
Iocp=6.6-(2.525/2)=5.34A  
Vth=5.34A\*14mOhm=0.07472mV  
R(Ilim)=(74.72mV\*10)/10uA  
~74.723K


**OCP:6.2A**  
L(ripple current)  
=(9-3.3)\*3.3/(2.2u\*0.5M\*9)  
~1.9A  
Iocp=6.2-(1.9/2)=5.25A  
Vth=5.25A\*14mOhm=0.0735V  
R(Ilim)=(73.5mV\*10)/10uA  
=73.5K


TDC : 2.25A  
PEAK : 3A  
Width : 100mil

TDC : 1.88A  
PEAK : 2.5A  
Width : 80mil

TDC : 2.74A  
PEAK : 3.65A  
Width : 110mil

TDC : 0.16A  
PEAK : 0.21A  
Width : 10mil






+0.75V\_DDR\_VTT  
0.75 Volt +/- 5%  
TDC : 0.75A  
PEAK : 1A  
Width : 40mil

+SMDDR\_VREF  
0.75 Volt +/- 5%  
TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

+1.5V\_SUS  
1 Volt +/- 5%  
TDC : 10A  
PEAK : 13A  
OCP : 15A  
Width : 400mil



AO1718 Rdson=3.8~4.3mOhm  
L(ripple current)  
=(19-1.5)\*1.5/(1u\*400k\*19)  
~3.454A  
Vtrip= (15-3.454/2)\*4.3mohm=0.05707V  
RILIM=Vtrip/10u=5.707Kohm

+1.5V  
1.5 Volt +/- 5%  
TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Dr-Bios.com







Model	date	CHANGE LIST	MODEL	ZRL
ZRL	5/18	page16 : L6,L8,L10 change to 0ohm C104,C86,C68 remove for monitor issue L5,L7,L9 change to 0603 package  page 8 : add R422 for GFX_PWRGD page 27 :PQ26,PQ28 change footprint page 17 :Remove U6 HDMI level shift page 9 :add Q26,R423 to separate CODEC SYNC signal page 22 :change R239,R240 to 47 ohm by realtek	FROM	To
			X	1A
			X	1A
			X	1A
			1A	B2A
			1A	B2A
			1A	B2A
	5/25	page 29 : change PR133 to 1.58K, PR124 to 2.49K ,PC22,PC14 to 0.1u page 22 : remove Q25,Q24, stuff R236,R235 fix POPO sound	1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
6/9		page 24 : change R246 to 33ohm,R245 to 68ohm, R247 to 150ohm for LED brightness.	1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
2A			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A
			1A	B2A