


## PCB Stackups

LAYER 1 : TOP  
 LAYER 2 : SGND  
 LAYER 3 : IN1  
 LAYER 4 : IN2  
 LAYER 5 : SVCC  
 LAYER 6 : BOT


# 14" Discrete Block Diagram



| Table of Contents |                            |                      |
|-------------------|----------------------------|----------------------|
| PAGE              | DESCRIPTION                | BOI-FUNCTIONS        |
| 1                 | Schematic Block Diagram    |                      |
| 2                 | POWER STAGE& BOI-FUNCTION  |                      |
| 3                 | POWER SEQUENCE             |                      |
| 4                 | IVB SFF 1/4(HOST&PCIE)     | CPU                  |
| 5                 | IVB SFF 1/4(HOST&PCIE)     | CPU                  |
| 6                 | IVB SFF 3/4(POWER)         | CPU                  |
| 7                 | IVB SFF 4/4(GND)           | CPU                  |
| 8                 | PCH 1/6 (DMI/FDI/VIDEO)    | CLG                  |
| 9                 | PCH 2/6(SATA/RTC/HDA/LPC)  | CLG                  |
| 10                | PCH 3/6(PCIE/USB/CLK/NV)   | CLG                  |
| 11                | PCH 4/6(GPIO/CPU)          | CLG                  |
| 12                | PCH 5/6(POWER)             | CLG                  |
| 13                | PCH 6/6(GND)               | CLG                  |
| 14                | DDR3 DIMM-0-STD(4.0H)      | DDR                  |
| 15                | DDR3 DIMM-1-STD(4.0H)      | DDR                  |
| 16                | N13P PCIE                  | GPU                  |
| 17                | N13P MEM I/F               | GPU                  |
| 18                | N13P DISPALY               | GPU                  |
| 19                | N13P POWER                 | GPU                  |
| 20                | N13P GND                   | GPU                  |
| 21                | N13P STRAP/GPIO            | GPU                  |
| 22                | N13P VRAM-A DDR3           | gDDR3                |
| 23                | N13P VRAM-B DDR3           | gDDR3                |
| 24                | HDMI/HDD/ODD               | HDMI/HDD/ODD         |
| 25                | LVDS/CCD/CRT               | LVDS/CCD/CRT         |
| 26                | USB 3.0/USB 2.0            | USB 3.0/USB 2.0      |
| 27                | WLAN/UMTS/BT               | WLAN/UMTS/BT         |
| 28                | LAN RTL8111F               | LAN RTL8111F         |
| 29                | AUDIO ALC269               | AUDIO ALC269         |
| 30                | NEW CARD/CARD READER       | NEW CARD/CARD READER |
| 31                | TPM/KB/TP/LED/HOLE         | TPM/KB/TP/LED/HOLE   |
| 32                | EC ITE8518                 | EC                   |
| 33                | SYSTEM 5V/3V (RT8223PZQW)  | PWR                  |
| 34                | VCORE((ISL95836HRTZ-T) QC  | PWR                  |
| 35                | DDR3 1.5V(RT8207LZQW)      | PWR                  |
| 36                | 1.8V_S0(G5173R41U)         | PWR                  |
| 37                | 1.05V_S0 (TPS51211DSCR)    | PWR                  |
| 38                | 1.8V_S0(G5173R41U)         | PWR                  |
| 39                | VCCSA (G9336ADJTP1U)       | PWR                  |
| 40                | VGPU_COR(NCP3218MNR2G)     | PWR                  |
| 41                | Discharger                 | PWR                  |
| 42                | Load SW                    | PSW                  |
| 43                | Charger (BQ24707RGRR)/DCIN | PWR                  |
| 44                | Change List                |                      |

| POWER PLANE | VOLTAGE     | CONTROL SIGNAL      | Power States  |
|-------------|-------------|---------------------|---------------|
|             |             |                     | ACTIVE IN     |
| VIN         | 10V~+19V    |                     | S0-S5         |
| 3V_RTC      | +3.0V~+3.3V |                     | S0-G3         |
| 3V_S0       | +3.3V       | S0_ON1              | S0            |
| 3V_S5       | +3.3V       | EC                  | S0-S5         |
| 3V_AUX      | +3.3V       | AC/DC Insert enable | AWLAYS        |
| 5V_S0       | +5V         | S0_ON1              | S0            |
| 5V_S3       | +5V         | S3_ON               | S0-S3         |
| 5V_S5       | +5V         | EC                  | S0-S5         |
| 5V_AUX      | +5V         | AC/DC Insert enable | AWLAYS        |
| 1.8V_S0     | +1.8V       | S0_ON2              | S0            |
| 1.5V_S0     | +1.5V       | S0_ON2              | S0            |
| 1.5V_S3     | +1.5V       | S3_ON               | S0-S3         |
| 1.05V_S0    | +1.05V      | S0_ON2              | S0            |
| VCCSA       | By VID      | S0_ON2              | S0            |
| CPU_CORE    | By VID      | VR_ON               | S0            |
| VCC_AXG     | By VID      | VR_ON               | S0            |
| 3V_LAN      | +3.3V       | LAN_ON              | S0-S5(By WOL) |
| 3V_GPU      | +3.3V       | DGPU_VRON           | Optimus       |
| 1.5V_GPU    | +1.5V       | DGFX_VR_PWRGD       | Optimus       |
| 1.05V_GPU   | +1.05V      | DGFX_VR_PWRGD       | Optimus       |
| VGA_CORE    | By VID      | DGPU_VRON1          | Optimus       |

## N13P-LP Power ON/OFF Sequence



## BIOS/ EC control:

T1:DGPU\_VRON to DGPU\_VRON2 = 500us

T2:GFXPG to DGPU\_HOLD\_RST# = 5ms


T3:CLK\_PCIE\_VGA to DGPU\_HOLD\_RST# &gt;100us(Spec)

T4:DGPU\_HOLD\_RST# to DGPU\_VRON = 5ms

Note: Clock must be shutdown before 3.3V\_GPU

T5:DGPU\_VRON to DGPU\_VRON2 = 500us


## Deep S4/S5 off-on Sequence



## Deep S4/S5 Sequence

T1: S5\_ON TO RSMRST# = 30ms (spec:mini 10ms)

## System Power-ON Sequence



## System Power Sequence

## EC Control:

T1: S5\_ON TO RSMRST# = 20ms (spec:mini 10ms)

T2: S0\_ON1 TO S0\_ON2 = 500us

T3: S0\_ON2 TO VRON = 10ms

T4: HWPG TO MPWROK = 110ms (spec:mini 99ms)

Note:HWPG NEED TO BE HIGH at that time

## System:

T5: MPWROK to UNCOREPWROK =2ms(Min)


T6: UNCOREPWROK to SVID Packet =500us(Max)

T7: SVID Packet to IMVP\_PWRGD =5ms(Max)


T8: SYS\_PWROK to SUS\_STAT# =1ms(Min)

T9:SUS\_STAT# to PLTRST# =60us(Min)


## Ivy Bridge Processor (DMI,PEG,FDI)




## Ivy Bridge Processor (CLK,MISC,JTAG)




## DP & PEG Compensation




### Processor pull-up



## Level Shift






## Thermal Trip




**FAN Control-->For one FAN solution**

VSET >= 1V, Enable  
FANPWR = 1.6\*VSET







## Ivy Bridge Processor (GRAPHIC POWER)




**Layout note: need routing together and ALERT need between CLK and DATA**



## Ivy Bridge Processor (GND)




## Ivy Bridge Processor (RESERVED, CFG)




## Processor Strapping


|          |    |  |
|----------|----|--|
| CFG2     | 0  | PCIe X16 LANE Reversed                       |
|          | 1  | Normal Operation                             |
| CFG3     | 0  | PCIe X4 LANE Reversed                        |
|          | 1  | Normal Operation                             |
| CFG4     | 0  | Enable; An ext DP device is connected to eDP |
|          | 1  | Disable; No physical DP attached to eDP      |
| CFG(5:6) | 00 | 1 x 8 , 2 x 4 PCIe                           |
|          | 01 | Reserve                                      |
|          | 10 | 2 x 8 PCIe                                   |
|          | 11 | 1 x 16 PCIe                                  |
| CFG7     | 0  | PEG Wait for BIOS for training               |
|          | 1  | PEG Train immediately following PLT_RST#     |




## Panther Point (DMI,FDI,PM)




Panther Point (LVDS,DDI)



**PCH Pull-high/low**




**System PWR\_OK**







### RTC Circuit




## HDA Bus




## PCH JTAG Debug





## PCH Dual SPI













## PCH2










## Panther Point (HDA,JTAG,SATA)




### PCH Strap Table

| Pin Name         | Strap description                                | Sampled       | Configuration  |   |        |               |   |   |     |   |   |     |  |
|------------------|--|---------------|--|---|--------|---------------|---|---|-----|---|---|-----|--|
| SPKR             | No reboot mode setting                           | PWROK         | 0 = Default (weak pull-down 20K)<br>1 = Setting to No-Reboot mode  | 3V_S0      |        |               |   |   |     |   |   |     |  |
| GNT3# / GPIO55   | Top-Block Swap Override                          | PWROK         | 0 = "top-block swap" mode<br>1 = Default (weak pull-up 20K)  |            |        |               |   |   |     |   |   |     |  |
| INTVRMEN         | Integrated 1.05V VRM enable                      | ALWAYS        | Should be always pull-up   | 3V_RTC     |        |               |   |   |     |   |   |     |  |
| GNT1# / GPIO51   | Boot BIOS Selection 1 [bit-1]                    | PWROK         | <table border="1"><thead><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table> | GNT1#   | GPIO19 | Boot Location | 1 | 1 | SPI | 0 | 0 | LPC |  |
| GNT1#            | GPIO19   | Boot Location |  |   |        |               |   |   |     |   |   |     |  |
| 1                | 1  | SPI           |  |   |        |               |   |   |     |   |   |     |  |
| 0                | 0  | LPC           |  |   |        |               |   |   |     |   |   |     |  |
| GPIO19           | Boot BIOS Selection 0 [bit-0]                    | PWROK         |  |   |        |               |   |   |     |   |   |     |  |
| HDA_SDO          | Flash Descriptor Security                        | RSMRST        | 1 = Override<br>0 = Default (weak PD 20K)  | 3V_S0    |        |               |   |   |     |   |   |     |  |
| DF_TV5           | DMI/FDI Termination voltage                      | PWROK         | 0 = Set to Vss<br>1 = Set to Vcc (weak pull-down 20K)  |          |        |               |   |   |     |   |   |     |  |
| GPIO28           | On-die PLL Voltage Regulator                     | RSMRST#       | 0 = Disable<br>1 = Enable (Default)  | 3V_ALX0  |        |               |   |   |     |   |   |     |  |
| HDA_SYNC         | On-Die PLL VR Voltage Select                     | RSMRST        | 0 = Support by 1.8V (weak pull-down)<br>1 = Support by 1.5V  | 3V_S5    |        |               |   |   |     |   |   |     |  |
| GPIO15           | TLS Confidentiality                              | RSMRST        | 0 = Default, TLS no Confidentiality<br>1 = TLS Confidentiality   | 3V_S5    |        |               |   |   |     |   |   |     |  |
| DSWVRMEN         | Deep S4/S5 Well On -Die Voltage Regulator Enable | ALWAYS        | 0 = Disable<br>1 = Enable  | 3V_RTC   |        |               |   |   |     |   |   |     |  |
| INIT3_3V#        | Reserved   | PWROK         | 1 = Default (weak pull-up 20K)   | Should not pull low. leave as No Connect  |        |               |   |   |     |   |   |     |  |
| GNT2# / GPIO53   | ESI Strap (Server Only)                          | PWROK         | 1 = Default. Should not be pulled low for desktop and mobile   | Should not pull low for desktop and mobile  |        |               |   |   |     |   |   |     |  |
| L_DDC_DATA       | LVDS Detected                                    | PWROK         | 0 = Default. Not Detected<br>1 = Detected  | 1= PU to 3V   |        |               |   |   |     |   |   |     |  |
| SDVO_CTRLDATA    | Port B Detected                                  | PWROK         | 0 = Default. Not Detected<br>1 = Detected  | 1= PU to 3V   |        |               |   |   |     |   |   |     |  |
| DDPC_CTRLDATA    | Port C Detected                                  | PWROK         | 0 = Default. Not Detected<br>1 = Detected  | 0=NC  |        |               |   |   |     |   |   |     |  |
| DDPD_CTRLDATA    | Port D Detected                                  | PWROK         | 0 = Default. Not Detected<br>1 = Detected  | 0=NC  |        |               |   |   |     |   |   |     |  |
| SATA3GP / GPIO37 | Reserved   | PWROK         | 0 = Default  | Should not be pulled high when strap is sampled   |        |               |   |   |     |   |   |     |  |
| SATA2GP / GPIO36 | Reserved   | PWROK         | 0 = Default  | Should not be pulled high when strap is sampled   |        |               |   |   |     |   |   |     |  |


Panther Point-M (PCI,USB,NVRAM)



# Panther Point (GPIO,VSS\_NCTF,RSVD)



Panther Point-M (POWER)











# DDR3\_RVS (DDR)




(6) SMDDR\_VREF\_DQ1\_M3

CAD Note: All VREF traces should have 10 mil trace width


2.48A




## Place these Caps near So-Dimm1.





## VREF DQ1 M1 Solution

















Quanta Computer Inc.

PROJECT : FJ8

|       |                          |                |
|-------|--------------------------|----------------|
| Size  | Document Number          | Rev            |
|       | N13P GND                 | 2A             |
| Date: | Monday, January 02, 2012 | Sheet 20 of 44 |

1.Level 1 Environment-related Substances Should Never be Used.  
2.Recycled Resin and Coated Wire should be procured from Green Partners.





## GPIO ASSIGNMENTS

| GPIO | I/O | USAGE |                        |
|------|-----|-------|------------------------|
| 0    | OUT | Y     | NVVD VID4              |
| 1    | OUT | Y     | NVVD VID3              |
| 2    | OUT | N     | PANEL BACKLIGHT PWM    |
| 3    | OUT | N     | PANEL POWER ENABLE     |
| 4    | OUT | N     | PANEL BACKLIGHT ENABLE |
| 5    | OUT | Y     | NVVD VID1              |
| 6    | OUT | Y     | NVVD VID2              |
| 7    | OUT | N     | 3D STEREO              |
| 8    | I/O | Y     | GPU Overtemp           |
| 9    | I/O | Y     | GPU ALERT              |
| 10   | OUT | N     | FB Vref Control        |
| 11   | OUT | Y     | NVVD VID0              |
| 12   | IN  | N     | PWR_Level AC Detect    |
| 13   | OUT | Y     | NVVD VID5              |
| 14   | IN  | N     | HPD for IFP AB         |
| 15   | IN  | N     | HPD for IFP C          |
| 16   | OUT | N     | MEM_VDD_CTL            |
| 17   | OUT | N     | HPD for IFP D          |
| 18   | OUT | N     | HPD for IFP E          |
| 19   | OUT | N     | HPD for IFP F          |
| 20   | OUT | N     |                        |
| 21   | OUT | N     |                        |






SAM : AKD5EGGT500  
HYU : AKD5LZWTW02






### DDC Level Shift




### HPD




### 2.5" SATA HDD

DFHS22FR306  
DFHS22FR282




### SATA ODD








### CRT CONN/DDC LEVEL SHIFT




## LCD Panel Module




## LCD POWER SWITCH




## PANEL BACKLIGHT CONTROL




## HALL SENSOR




## CCD KILL



## S5 Charge




## USB 2.0 CONN




## USB 3.0 CONN


SIT : DFHS18FR021  
FOX : DFHS18FR019



## USB 3.0 CONN (S5 Charge)



1ST : DFHS09FR093  
2nd : DFHS09FR074












**Quanta Computer Inc.**  
**PROJECT : FJ8**


Document Number  
**WLAN/UMTS/BT**

Date: Monday, January 02, 2012 Sheet 27 of 44


Date: Monday, January 02, 2012 Sheet 27 of 44




## MIC




## HP




## SPKR




## BEEP




## VOLMUTE





## Codec ALC269-VC3




1103 DAVID






# INT KeyBoard




|    | R490<br>ID0 | R489<br>ID1 | R491<br>ID2 | R307<br>KB_ID |
|----|-------------|-------------|-------------|---------------|
| UK | 1           | 0           | 0           | 1             |
| US | 0           | 1           | 0           | 1             |
| JP | 1           | 1           | 0           | 1             |

# Touch Pad



## LED

### HDD/ODD



### CAPS LED



### NUM LED



### WLAN




### Battery



### Power Status




## HOLE









T.D.C = 6.7A  
OCP = 10A  
f = 400kHz  
ΔIL = 3.68A

TDC = 6.5A  
OCP = 10A  
f = 500kHz  
ΔIL = 2.18A

$\text{Irripple} = (\text{Vin} - \text{Vout}) \cdot \text{Vout} / (\text{Vin} \cdot \text{L} \cdot \text{f})$

O.C.P setup information


| Output | Mos Rds_on | I_OCP | OC_ΔIL(A) | Freq(KHz) | Inductor | R_TRIP |
|--------|------------|-------|-----------|-----------|----------|--------|
| 5V     | 17.5m_Max  | 10    | 3.68      | 400       | 2.5uH    | 100K   |
| 3.3V   | 17.5m_Max  | 10    | 2.18      | 500       | 2.5uH    | 107K   |

L/S Mosfet parameter


| Mosfet    | Package | ID (Ta=25C) | Rds_on_max |
|-----------|---------|-------------|------------|
| Si4134DY  | SO-8    | 9.9A/14A    | 17.5m      |
| AO4712    | SO-8    | 10A/11.2A   | 18.0m      |
| AO4710    | SO-8    | 11A/12.7A   | 14.2m      |
| AP4438GSM | SO-8    | 7A/11.7A    | 18.0m      |
| DMG4812   | SO-8    | 9.6A/10.7A  | 18.5m      |
| AON7702   | DFN3x3  | 11A/20A     | 14.0m      |
| FDMC7692S | DFN3x3  | 12A/30A     | 12.0m      |

Power On sequencing

| EN0    | ENC    | REF | VREG3 | VREG5 | SMPS1 | SMPS2 |
|--------|--------|-----|-------|-------|-------|-------|
| LOW    | LOW    | OFF | OFF   | OFF   | OFF   | OFF   |
| > 2.4V | LOW    | ON  | ON    | ON    | OFF   | OFF   |
| > 2.4V | > 2.4V | ON  | ON    | ON    | ON    | ON    |



# CPU VCORE (ISL95836HRTZ-T and ISL6208CRZ-T)




## Inductor information

| Value      | Vendor    | QCI P/N     | Irms(A) | Isat(A) | Rdc (ohm) | Size    | Vendor P/N     |
|------------|-----------|-------------|---------|---------|-----------|---------|----------------|
| 0.36uH 20% | CYN       | CV+36V0MZ13 | 30      | 50      | 1.4m Max. | 10x10x4 | PCMB104T-R36MT |
| 0.36uH 20% | Panasonic | CV+18V0MZ04 | 30      | 34      | 1.4m Max. | 10x10x4 | ETQP4LR36WFC   |

**Quanta Computer Inc.**  
PROJECT : FJ8

Size: 2A  
Document Number: CPU\_CORE (ISL95836HRTZ-T and ISL6208CRZ-T)  
Date: Monday, January 02, 2012  
Sheet: 34 of 44




CPU VCC\_AXG  
TDC : 21.5A  
PEAK : 33A  
OCP : 39A  
Width : 1400mil

Inductor information

| Value      | Vendor    | QCI P/N     | Irms(A) | Isat(A) | Rdc (ohm) | Size  | Vendor P/N   |
|------------|-----------|-------------|---------|---------|-----------|-------|--------------|
| 0.36uH 20% | Panasonic | CV+36Q0MZ00 | 20      | 25      | 1.4m Max. | 7X7X4 | ETQP4LR36AFM |

L/S Mosfet parameter

| Mosfet       | Package | ID (Ta=25C) | Rds_on_max | Schottky |
|--------------|---------|-------------|------------|----------|
| RJK03D3DPA   | P_PAK   | 20A/40A     | 4.7m       | YES      |
| AOL1718      | P_PAK   | 20A/90A     | 4.3m       | YES      |
| RMW200N03FUB | P_PAK   | 20A/80A     | 4.6m       | NO       |
| FDMS0310S    | P_PAK   | 14A/83A     | 5.2m       | YES      |




**Quanta Computer Inc.**  
PROJECT : FJ8  
CPU\_GFX (ISL95836HRTZ-T)

|                                |                 |     |
|--------------------------------|-----------------|-----|
| Size                           | Document Number | Rev |
| Date: Monday, January 02, 2012 | Sheet 35 of 44  | 2A  |



## VCCIO and 1.05V\_PCH (TPS51219RTER)



VCCIO\_SENSE- connect to the GND sense point of the load  
VCCIO\_SENSE+ connect to the load voltage sense point.

### Output Voltage Selection


|                  |                      |
|------------------|----------------------|
| RFIN=3.3V        | output voltage=1.05V |
| RFIN=GND         | output voltage=1.00V |
| Resister Divider | Adjustable from VREF |


### Inductor information


| Value   | Vendor    | QCI P/N     | Irms(A) | Isat(A) | Rdc (ohm) | Size    |
|---------|-----------|-------------|---------|---------|-----------|---------|
| 1uH 20% | CYN       | CV-10I0MZ04 | 18      | 28      | 3.3m Max. | 11X10X4 |
| 1uH 20% | MAG Layer | CV-10L0MZ28 | 21      | 30      | 3.1m Max. | 11X10X4 |

### O.C.P setup information

| Output | Mos Rds_on | I_OCP | OC_ΔIL(A) | Freq(KHz) | Inductor | R_TRIP |
|--------|------------|-------|-----------|-----------|----------|--------|
| 1.05V  | 4.3m_Max   | 24    | 3.306     | 300       | 1uH      | 56.2K  |












41



Load Switch



S0 ON2 Load SW



Mosfet parameter

| Mosfet    | Package | ID(Ta=25C) | Rds_on_max | Vgs_max |
|-----------|---------|------------|------------|---------|
| AO4468    | SO-8    | 8.4A/10.4A | 22m        | +/- 20V |
| AP4800CGM | SO-8    | 7.5A/10.4A | 22m        | +/- 20V |
| Si4128DY  | SO-8    | 7.0A/10.9A | 30m        | +/- 20V |
| Si4134DY  | SO-8    | 7.0A/14A   | 17.5m      | +/- 20V |
| ME3424D   | TSOP-6  | 5.0A/6.7A  | 42m        | +/- 20V |
| AP2334GN  | SOT-23  | 4.5A/5.0A  | 42m        | +/- 20V |
| AO3404    | SOT-23  | 5.0A/5.8A  | 43m        | +/- 20V |

43



| Mosfet    | Package | ID (Ta=25°C) | Rds_on_max | Schottky |
|-----------|---------|--------------|------------|----------|
| AO4468    | SO-8    | 10A/11.6A    | 22m        | NO       |
| AO4712    | SO-8    | 10A/11.2A    | 18.0m      | YES      |
| Si4128DY  | SO-8    | 7.0A/10.9A   | 30m        | NO       |
| Si4134DY  | SO-8    | 7.0A/14A     | 17.5m      | NO       |
| AP4800CGM | SO-8    | 7.5A/10.4A   | 22m        | NO       |

PCB REV:B

Page 27 : Change CN16,CN18 footprint for smt issue.  
Page 27 : Del L20 Add LP19 for EMI issue.  
Page 26 : Swap USBP0- & USBP0+ to solve USB can't detect.  
Page 21: Add Q41 for correct AC\_IN\_GPU signal of GPU  
Page 32: SWI Add D39 & pull high 10k(R427) to 3V\_S5, VRON change to pin107 of EC  
Page 27: Add mSATA function of block digarm  
Page 17: Modify VL4,VC63,VC64,VC65 from LP#\* to DI#\* for provide 1.05V\_GPU PLL of VRAM  
Page 21: Modify Q36 for discrete mode use and VR53 change to 10K/F\_4 from 31K for discrete mode  
Page 09,11 : Modify ODD SATA signal from SATA1 to SATA2 of PCH, exchange SATA1GP to SATA2GP  
Page 09 : Add U35 4MB ROM for BIOS selection, modify U7 from 8MB ROM to 2MB for ME  
Page 09,10,27 : Add SATA signal and repeater for mSATA function, delete 3G\_PCIE signal of UMTS  
Page 29 : Change Audio codec from Realtek ALC269Q-VC2 to ALC269Q-VC3-GR  
Page 40 : Change PR162 from 154kohm to 0ohm for solve leakage current  
Page 16 : To match the VY1 frequency stability of oscillation circuit , adjust VC60,VC61 to 27pF from 20pF  
Page 16 : For PEX\_PLL\_HVDD is NC at N13P-GLP GF108, use 0ohm and un-stuff for N13P-GLP to avoid power inrush or leakage to chip internally.  
Page 41 : Delete PR300/PD11 and PQ58 change to DMN601K-7 for fix +1.05V\_GPU power on sequence.  
Page 18 : For GPU debug use, stuff VR31/VR32/VC98 for B stage.  
Page 11,32,40: Add U36 & U38 for control GPU power on sequence.  
Page 26 : Modify USB S5 charge funtion control signal from EC.  
Page 29 : Modify AR13 & AR14 of audio fuction.

PCB REV:D

Page 24 : Modify GPIO36\_OD\_PLG# and GPIO19 strap pin signal design for correct ODD function.  
Page 24 : Add D38 for solve HDMI\_DDC may enter abnormal when Plug&Play of HDMI.  
Page 25 : Change connection around D24 for solve when "5V\_CRT2" to GND short, D24 will break at first  
Page 25 : Stuff Q21, R332 and un-stuff Q20, R328,R333, R334 for solve DMIC\_DAT & CLK signal quality.  
Page 27 : ADD R508,R509,R510,Q39,D37 For Win8 wake up function.  
Page 09 : For use dual SPI ROM. Change dumping resistor from 0ohm to 33ohm.  
Page 27 : Correct for wrong pin connection of mSATA RX pair.  
Page 31 : Change con3 footprint.

PCB REV:E

Page 25 : Change cn37 footprint to lvds-fi-gr40sb-vf25-dt-40p-1.  
Page 10 : Modify SMBUS LEVEL SHIFT circuit for solve leakage current.