


- 01_Block Diagram
02_System Setting
03_CPU-PENRYN(1)
04_CPU-PENRYN(2)
05_CPU-Capacitor
06_NB_-CANTIGA--CPU (1)
07_NB_-CANTIGA--DDR2/PEG (2)
08_NB_-CANTIGA--DDR2 bus (3)
09_NB_-CANTIGA--POWER (4)
10_NB_-CANTIGA--POWER (5)
11_NB_-CANTIGA--GND/Strap(6)
12_SB_-ICH9M(1)
13_SB_-ICH9M(2)
14_SB_-ICH9M(3)
15_SB_-ICH9M(PWR)
16_SB_-ICH9M--OTHER
17_DDRII_1-DIMMs
18_DDRII_2-Termination
19_MXM_Interface
20_CRT Connector
21_LVDS & Inverter Connector
22_Main Clock-1
23_Main Clock-2
24_EC ENE3925
25_SATA HDD & ODD Connector
26_HDMI Conn.
27_Ricoh R5C833_PCI
28_Ricoh R5C833_1394/SD
29_4 in 1 Card Reader
30_Audio_1-Realtek ALC888
31_Audio_2-Speaker / MicA
32_Audio_3-Phone Jack
33_MIC PreAmp.
34_NEWCARD
35_MINICARD for Wireless
36_MINICARD for TV & Robson
37_LAN RTL8111C
38_MDC / RJ45
39_Fingerprint&Touch Pad & KB
40_USB/ESATA Connector
41_Bluetooth Connector
42_ITP & Debug Connector
43_TPM Connector & I2C GPIO
44_Thermal Sensor & Fan
45_DC IN & BAT IN
46_50PIN (Inv/Launch/USB)
47_SPI Flash
48_RST SW / LED
49_Screw Hole
50_EMI CAP
51_POWER_FLOWCHART
52_POWER_CHARGER
53_POWER_SYSTEM
54_POWER_VCORE
55_DDR POWER(1.8V)
56_POWER_I/O_+3VA
57_POWER_GOOD_DETECTOR
58_POWER_LOAD SWITCH
59_POWER_1.5VS & 2.5VS
60_POWER_CHIP (1.05VS)*



0414_1209		Title : Block Diagram	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Z97V	Rev 2.0G
Custom			
Date: Friday, May 09, 2008		Sheet 1	of 66

ICH9-M GPIO		Use As	Signal Name	Power
	GPIO 00	Native	PM_SYNC#	+3VS
	GPIO 01	GPI	GP_INT#	+3VS
	GPIO [2:5]	GPO	Hybrid Graphic Ctrl.	+3VS
	GPIO 06	GPI	HDMI_HPD	+3VS
	GPIO 07	GPO	Hybrid Graphic Ctrl.	+3VS
	GPIO 08	GPI	EXT_SMI#	+3VSUS
	GPIO 09	Native	(PD GND)	+3VSUS
	GPIO 10	Native	--	+3VSUS
	GPIO 11	GPI	SMBALERT# (PU +3VSUS)	+3VSUS
	GPIO 12	GPI	EXT_SCI#	+3VSUS
	GPIO 13	GPO	--	+3VSUS
	GPIO 14	Native	AC_OK	+3VSUS
	GPIO 15	Native	STP_PCI#	+3VSUS
	GPIO 16	Native	PM DPRSLPVR	+3VS
	GPIO 17	GPO	--	+3VS
	GPIO 18	GPO	--	+3VS
	GPIO 19	GPO	BT_LED	+3VS
	GPIO 20	GPI	--	+3VS
	GPIO 21	GPO	WLAN_LED	+3VS
	GPIO 22	GPI	(PU +3VS)	+3VS
	GPIO 23	Native	LPC_DRQ1#	+3VS
	GPIO 24	GPO	MXMPWR_ON#	+3VSUS
	GPIO 25	Native	STP_CPU#	+3VSUS
	GPIO 26	Native	PM_S4_STATE#	+3VSUS
	GPIO 27	GPO	--	+3VSUS
	GPIO 28	GPO	--	+3VSUS
	GPIO 29	Native	USB_OC5#	+3VSUS
	GPIO 30	Native	USB_OC6#	+3VSUS
	GPIO 31	Native	USB_OC7#	+3VSUS
	GPIO 32	Native	PM_CLKRUN#	+3VS
	GPIO 33	GPO	--	+3VS
	GPIO 34	Native	--	+3VS
	GPIO 35	Native	--	+3VS
	GPIO 36	GPO	WLAN_ON	+3VS
	GPIO 37	GPO	BT_ON	+3VS
	GPIO 38	GPI	--	+3VS
	GPIO 39	GPI	--	+3VS
	GPIO 40	Native	USB_OC1#	+3VSUS
	GPIO 41	Native	USB_OC2#	+3VSUS
	GPIO 42	Native	USB_OC3#	+3VSUS
	GPIO 43	Native	USB_OC4#	+3VSUS
	GPIO 44	Native	USB_OC8#	+3VSUS
	GPIO 45	Native	USB_OC9#	+3VSUS
	GPIO 46	Native	USB_OC10#	+3VSUS
	GPIO 47	Native	USB_OC11#	+3VSUS
	GPIO 48	GPO	--	+3VS
	GPIO 49	GPO	--	+3VS
	GPIO 50	Native	PCI_REQ#1 (PU +3VS)	+3VS
	GPIO 51	Native	PCI_GNT#1	+3VS
	GPIO 52	Native	PCI_REQ#2 (PU +3VS)	+3VS
	GPIO 53	Native	PCI_GNT#2	+3VS
	GPIO 54	Native	PCI_REQ#3 (PU +3VS)	+3VS
	GPIO 55	Native	PCI_GNT#3	+3VS
	GPIO 56	GPI	(PU +3VSUS)	+3VSUS
	GPIO 57	GPI	(PU +3VSUS)	+3VSUS
	GPIO 58	Native	SPI_CS#1	+3VSUS
	GPIO 59	Native	USB_OC0#	+3VSUS
	GPIO 60	Native	LINKALERT# (PU +3VSUS)	+3VSUS

GPIO 02	GPO	MXMPWR_ON# (RESERVED)	For LCD/CRT Signal Switch
GPIO 24	GPO	MXMPWR_ON#	
GPIO 03	GPO	MXMRST#	
GPIO 04	GPO	dGPU_DDC_SEL#	
GPIO 05	GPO	dGPU_IMG_SEL#	
GPIO 06	GPI	HDMI_HPD	For HDMI DDC Signal Switch, HDMI Hot Plug Detection
GPIO 07	GPO	dGPU_DDC_ALT_SEL#	

2008/02/28

PCI Device	IDSEL#	REQ/GNT#	Interrupts
1394	AD17	0	INTA
CARD READER	AD17	0	INTB

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
CPU Thermal Sensor	1001110x (98)
MXM Thermal Sensor	(0x9A or 0x9E)
GPIO Extender (for OV)	0100110x (48)
HDMI DDC	

2008/01/14



GM45 QS(B2) 02G010021410

PM45 QS(B2) 02G010022500

ICH9M-B(A3) 02G010015340



0414_1209

ASUS		Title : System Setting	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	297V	2.0G	
Date: Friday, May 09, 2008		Sheet	2 of 66



Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
Comp 1,3: Zo=55 Ohm, trace length < 0.5"

0414_1209



Decoupling guide from Intel

VCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?




+VCORE Mid-Frequency Capacitor

Intel: 22UF *32
F3S: 10UF *16
A7S: 10UF *1011/17
V1V: ?



+VCCP Decoupling Capacitor

Intel: 270UF *1, 0.1UF *6
F3S: 100UF *1, 0.1UF *4
V1V: ?

0414_1209





Cap 0.1uF within 100 mils from GMCH





0414_1209






0414_1209







CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE
HIGH = Normal Operation (Default)
LOW = Reverse Lanes

PCIE LANE REVERSED


CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable


CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation (Default)

CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port






0414_1209


ASUS Title : SB-ICH9M(2)


ASUSTek COMPUTER INC. NB6 Engineer: Mike Lee

Size Project Name
Custom 297V Rev 2.0C





Date: Friday, May 09, 2008 Sheet 13 of 66












0414_1209



12G025C22004 H=9.2

12G025122000 H=5.2











0414_1209

ASUS		Title : DDR2 TERMINATION	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008	Sheet	18	of 66





12G10111515C
CRT Connector




0414_1209

ASUS		Title : CRT Conn & MUX	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet 20 of 66	


LCD Power

3-3.6V S0-S1M:410 mA(500 mA Max.)




LCD LVDS Connector


Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



LCD VCC / BL SIGNAL




LCD IMAGE SIGNAL




LOWER CHANNEL

UPPER CHANNEL




LCD EDID / CRT DDC SIGNAL



0414_1209
































ASUS		Title : LVDS Conn & MUX.	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
C	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet 21 of 66	






CLK Trapped by CPU's BSEL

HBSEL2	HBSEL1	HBSEL0	FSB
0	0	1	133MHz
0	1	0	200MHz
0	0	0	266MHz
1	0	0	333MHz




SPI Flash ROM




0414_1209



SATA HDD Connector




SATA ODD Connector




Choke : TDK ACM2012 preferred




ESD Diode, Place close to Connector



HDMI Connector




PM





0414_1209


ASUS		Title : HDMI Connector	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
A3	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	26 of 66




0414_1209






IEEE 1394 Connector



0414_1209



Card Reader Power Switcher





4 in 1 Card Reader

0414_1209




ASUS		Title 4 in 1 Card Reader	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	29 of 66

Audio Amp.








GAIN Control

GAIN1	GAIN0	
0	0	6db
1	0	10db
0	1	15.6db
1	1	21.6db




Internal MIC Amp.

FL = 33.86kHz, FH = 22.5kHz
Place Near INTMIC Connector




Decouple Cap. (Near XU1)




Power Control Chip


NEWCARD CLK Request




NEWCARD Wake#




USB CHOKE FOR EMI



Decouple Cap. (Near Express connector)




NewCard Header



!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V


NewCard Ejector



Do Not Stuff

0414_1209



Block A



Debug Connector

For PCMCIA Debug Card


If support NewCard Debug Card,
Pls don't mount all
components.



0414_1209


ASUS		Title : New Card Debug	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	34 of 66

PCIE Wake
system
function




12G030000523

H = 5.75mm




Decouple Cap. (Near WLAN)


+3.003V~+3.597V
Max= 750 mA



+1.425V~+1.575V
Max= 375 mA




+3.003V~+3.597V
Max= 250 mA




0414_1209


ASUS		Title : MINICARD-1	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V		
Date: Friday, May 09, 2008	Sheet	35	of 66

MINICARD For TV






MINICARD For ROBSON







MDC Nut




Giga LAN Transformer




0414_1209




ESATA Connector



Bluetooth Connector



BT_OFF# : (connect to GPO, push-pull, default High)
 0 => BT Disabled
 1 => BT Enabled




0414_1209

ASUS		Title : Bluetooth Conn.	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	41 of 66

TPM Nut




13GN7510M270-1



Pin 6: +3VA
Pin 13: SMB_CLK
Pin 14: SMB_DAT

TPM Module Connector


I2C GPIO Controller



0414_1209

		Title : TPM Connector	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size Custom	Project Name Z97V		Rev 2.0G
Date: Friday, May 09, 2008		Sheet 43	of 66

CPU Fan Connector




Route H_THERMDA and H_THERMDC in the same layer

15 mils
GND
10 mils
H_THERMDA(10 mils)
10 mils
H_THERMDC(10 mils)
10 mils
GND
15 mils
OTHER SIGNALS
Avoid FSB,Power

CPU FAN will be forced on:
1) Thermal Sensor Over-temperature
2) WATCHDOG asserted by EC

CPU Thermal Sensor




To Thermal Diode

SM Bus Address fix at:
1001 100x (98), Resolution : +/- 1 degree


0414_1209

ASUS		Title : Thermal Sensor & Fan	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008	Sheet	44	of 66

DC-IN Connector




Without Battery & Pull out Adapter



AC Pull-Out

BAT-IN Connector



0414_1209



Title : DC IN & BAT IN


ASUSTek Computer INC.


Engineer: *Tony Kao*

Size A4	Project Name Z97V	Rev 2.0G
Date: Friday, May 09, 2008		Sheet 45 of 66

LCD Backlight Control





INVERTER Connector





PROGRAMMING SELECT

	Stuff SW1 (R7428 NU)		Stuff R7428 (SW1 NU)
	P1	P2	
PROGRAM SPI 0	ON	OFF	V
PROGRAM SPI 1	OFF	ON	X




0414_1209


ASUS		Title :SPI Flash	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008	Sheet 47 of 66		

LED


POWER LED




BATTERY LED




EMAIL LED




Bluetooth LED




Wireless LED




RESET SWITCH




SWITCH



0414_1209





0414_1209

ASUS		Title : POWER_FLOWCHART	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008	Sheet	51	of 66

Setting the Adapter Input Current Limit

Adapter lin(max) = $[0.075V/Rsense(ADin)] \cdot [VCLS/VREF]$
 $VCLS = 2.865V$

Adaptor Max. Current :

PR807=20K PR812 = 178K; Ilimit = 4.5A; 90W
 PR807=27K PR812 = 47K; Ilimit = 3.5A; 65W

Setting the Charge Voltage

$V_{batt} = Cell \cdot \{ V_{ref} + [(VCTL - 1.8V) / 9.52] \}$
 $VCTL = 1.588V \Rightarrow V_{batt} = 4.2V$

Setting the Charge Current

Charge Current $I_{chg} = [0.075V/Rsense(CHG)] \cdot [VICTL/3.6V]$
 $Rsense(CHG) = 15m\Omega$

Pre-Charging Mode :

Precharging current = 126mA
 $Victl = 0.0909V$


Battery Cell Selection :

BATSEL_2P# = 1, 3 Cells; $Victl = 2.084V$
 $\Rightarrow I_{charge} = 1.6933A$
 BATSEL_2P# = 0, 6 or 9 Cells; $Victl = 2.111V$
 $\Rightarrow I_{charge} = 2.9329A$

PR814=120K PR813 = 120K; $I_{charge} = 2.9329A$


Mode pin : $V_{mode} > 2.8V$ (try to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (try to GND) \rightarrow Learning mode
 $VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable

MAX8725_REF : 4.2235V
 MAX8725_LDO : 5.4V




0414_1209


ASUS		Title : POWER_CHARGER	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
C	297V	2.0G	
Date: Friday, May 09, 2008		Sheet 52 of 66	



0414_1209

ASUS		Title : POWER_SYSTEM	
ASUSTek Computer INC.		Engineer:	
Size A3	Project Name Z97V	Rev 2.0G	
Date: Friday, May 09, 2008		Sheet	53 of 66






0414_1209


ASUS		Title :	
<OrgName>		Engineer:	
Size	Project Name	Rev	
A3		2.0G	
Date: Friday, May 09, 2008	Sheet	55	of 66

BLANK


0414_1209

		Title : POWER_IO_+3VA & +2.5V	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	56 of 66

SUSB#_PWR POWER




SUSC#_PWR POWER



0414_1209

ASUS		Title : POWER_LOAD SWITCH	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
A3	297TV	2.0G	
Date: Friday, May 09, 2008	Sheet	58	of 66






R1.3G

0414_1209

		Title : POWER-ON SEQ.	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name		Rev
A3	Z97V		2.0G
Date: Friday, May 09, 2008		Sheet	61 of 66







+1.8V / 6A

R1.3G

0414_1209		Title : POWER_+1.8V	
ASUSTek COMPUTER Inc.		Engineer: Carl_Chiou	
Size	Project Name	Rev	
A3	Z97V	2.0G	
Date: Friday, May 09, 2008		Sheet	64 of 66

<http://hobi-elektronika.net>



0414_1209			
Title History			
Size C	Document Number Z97V		Rev 2.0G
Date:	Friday, May 09, 2008	Sheet	66 of 66