

D

C

B

A

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM,MLB\_LDO,K6

PVT, 3/18/10

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	K17_MLB	05/20/2009
2	2	System Block Diagram	K69_MLB	08/19/2009
3	3	Power Block Diagram	K69_MLB	08/19/2009
4	4	BOM Configuration	K24_MLB	07/20/2009
5	5	Revision History	K24_MLB	07/20/2009
6	7	FUNC TEST	K24_MLB	07/20/2009
7	8	Power Aliases	K24_MLB	07/22/2009
8	9	SIGNAL ALIAS	K24_MLB	07/20/2009
9	10	CPU FSB	T27_MLB	08/27/2009
10	11	CPU Power & Ground	T27_MLB	07/20/2009
11	12	CPU Decoupling	T27_MLB	11/23/2009
12	13	eXtended Debug Port (mini-XDP)	T27_MLB	07/28/2009
13	14	MCP CPU Interface	T27_MLB	11/05/2009
14	15	MCP Memory Interface	T27_MLB	08/06/2009
15	16	MCP PCIe Interfaces	T27_MLB	11/05/2009
16	17	MCP Graphics	T27_MLB	11/05/2009
17	18	MCP SATA, USB & Ethernet	T27_MLB	11/23/2009
18	19	MCP HDA, LPC & MISC	T27_MLB	11/23/2009
19	20	MCP Power & Ground	T27_MLB	08/06/2009
20	23	MCP89 Memory Rail Gating	T27_MLB	11/23/2009
21	24	MCP89 GFX Core Rail Gating	T27_MLB	11/23/2009
22	25	MCP Standard Decoupling	T27_MLB	08/15/2009
23	26	MCP Graphics Support	T27_MLB	08/06/2009
24	28	SB Misc	T27_MLB	07/28/2009
25	29	DDR3 SO-DIMM Connector A	T27_MLB	07/28/2009
26	31	DDR3 SO-DIMM Connector B	T27_MLB	07/28/2009
27	32	DDR3 BYTE/BIT SWAPS-K6	K18_MLB	06/19/2009
28	33	FSB/DDR3 Vref Margining	T27_MLB	09/29/2009
29	34	RIGHT CLUTCH CONNECTOR	T27_MLB	07/28/2009
30	35	SecureDigital Card Reader	T27_MLB	09/30/2009
31	39	Ethernet PHY (Caesar II/IV)	T27_MLB	08/20/2009
32	40	Ethernet Connector	T27_MLB	07/28/2009
33	41	FireWire LLC/PHY (FW643E)	T27_MLB	07/20/2009
34	42	FireWire Port & PHY Power	T27_MLB	12/15/2009
35	43	FireWire Connector	T27_MLB	07/28/2009
36	45	SATA Connectors	T27_MLB	08/06/2009
37	46	External USB Connectors	T27_MLB	08/27/2009
38	48	Internal USB Support	T27_MLB	08/27/2009
39	49	SMC	T27_MLB	09/02/2009
40	50	SMC Support	T27_MLB	09/02/2009
41	51	LPC+SPI Debug Connector	T27_MLB	08/27/2009
42	52	K6 SMBUS CONNECTIONS	T27_MLB	08/21/2009
43	53	Voltage Sensing	T27_MLB	08/27/2009
44	54	Current Sensing	T27_MLB	09/30/2009
45	55	Thermal Sensors	T27_MLB	08/27/2009


Page	(.csa)	Contents	Sync	Date
46	56	Fan	K24_MLB	07/20/2009
47	57	WELLSPRING 1	T27_MLB	08/15/2009
48	58	WELLSPRING 2	T27_MLB	08/03/2009
49	59	Sudden Motion Sensor (SMS)	T27_MLB	07/20/2009
50	61	SPI ROM	T27_MLB	10/21/2009
51	62	AUDIO: CODEC/REGULATOR	AUDIO	08/31/2009
52	63	AUDIO: LINE INPUT FILTER	AUDIO	07/17/2009
53	65	AUDIO: HEADPHONE FILTER	AUDIO	07/17/2009
54	66	AUDIO: SPEAKER AMP	AUDIO	07/17/2009
55	67	AUDIO: JACK	AUDIO	08/25/2009
56	68	AUDIO: JACK TRANSLATORS	AUDIO	08/27/2009
57	69	DC-In & Battery Connectors	K24_MLB	07/20/2009
58	70	PBus Supply & Battery Charger	T27_MLB	07/29/2009
59	72	5V/3.3V SUPPLY	K24_MLB	07/20/2009
60	73	1.5V/1.35V LVDDR3 Supply	T27_MLB	08/06/2009
61	74	IMVP6 CPU VCore Regulator	K24_MLB	07/20/2009
62	75	MCP VCore Regulator	T27_MLB	08/18/2009
63	76	CPU VTT(1.05V) SUPPLY	K24_MLB	07/20/2009
64	77	Misc Power Supplies	T27_MLB	09/30/2009
65	78	Power Sequencing	T27_MLB	11/24/2009
66	79	Power FETs	T27_MLB	08/27/2009
67	90	LVDS CONNECTOR	K24_MLB	07/20/2009
68	93	DISPLAYPORT SUPPORT	K69_MLB	08/12/2009
69	94	DisplayPort Connector	K24_MLB	07/20/2009
70	97	LCD Backlight Driver	K69_MLB	08/27/2009
71	98	LCD Backlight Support	T27_MLB	07/28/2009
72	100	CPU/FSB Constraints	T27_MLB	08/03/2009
73	101	Memory Constraints	T27_MLB	08/03/2009
74	102	MCP Constraints 1	T27_MLB	08/03/2009
75	103	MCP Constraints 2	T27_MLB	08/27/2009
76	104	Ethernet Constraints	T27_MLB	11/23/2009
77	105	FireWire Constraints	T27_MLB	07/20/2009
78	106	SMC Constraints	T27_MLB	07/28/2009
79	108	K6/K69 Specific Constraints	T27_MLB	09/08/2009
80	109	K6/K69 PCB Rule Definitions	T27_MLB	08/06/2009

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8563	1	SCHEM_MLB_LDO,K6	SCH	CRITICAL	
820-2879	1	PCBP_MLB_LDO,K6	PCB	CRITICAL	

DRAWING LAST\_MODIFIED=Thu Mar 18 17:53:39 2010  
TITLE=MLB  
ABBREV=DRAWING

SCHEM,MLB\_LDO,K6

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-8563


REVISION  
A.13.0

BRANCH

PAGE  
1 OF 109


SHEET  
1 OF 80

SIZE  
D



<http://24hcongnghe.org>

[www.vinafix.vn](http://www.vinafix.vn)


SYNC MASTER=K69 MLB		SYNC DATE=08/19/2009	
PAGE TITLE			
System Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 80

6 5 4 3

K6 POWER SYSTEM ARCHITECTURE

CONN

07080



D

D

C

C

B

B

A

A

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1120	PCBA,MLB_LDO,BETTER,K6	K6_COMMON,CPU:2.4GHZ,MCP89M:A02,EEEE:DD24
639-1119	PCBA,MLB_LDO,BEST,K6	K6_COMMON,CPU:2.66GHZ,MCP89M:A02,EEEE:DD23
085-1634	K6 MLB_LDO DEVELOPMENT BOM	K6_DEVEL:PVT

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD23]	CRITICAL	EEEE:DD23
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD24]	CRITICAL	EEEE:DD24

BOM Groups

BOM GROUP	BOM OPTIONS
K6_COMMON	COMMON,ALTERNATE,K6_MISC,K6_DEBUG:PROD,KB_BL,K6_PROGPARTS,RDRV:NO,SPI:25MHZ,CPU_CAP:15
K6_MISC	DP_ESD,MIKEY,BCM5764M,GL137,ENET_ESD,VFRQ:SLPS3,LVDDR3:YES,MCPPLL_R:REG,S0PGOOD_BJT,BOOST_VOL:LOW,HDA:1.5V
K6_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG,IR:PROG,WELLSPRING:PROG
K6_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,S0PGOOD_ISL,RDRV:IN_DEVEL
K6_DEVEL:PVT	LPCPLUS,XDP_CONN
K6_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K6_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K6_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO,LPCPLUS,MCPHVDD:P2V5,LDO:FIXED,HTOL_SENSE:YES

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3769	1	PDC,SLGVT,FREQ.2.26,25W,1066,R0,3M,BGA,P7550	U1000	CRITICAL	CPU:2.26GHZ
337S3680	1	PDC,L0DZ,FREQ.2.40,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.4GHZ
337S3756	1	PDC,SLGVS,FREQ.2.53,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.53GHZ
337S3761	1	PDC,SLGLA,FREQ.2.66,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.66GHZ
337S3797	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A01
337S3866	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A02
341S2731	1	IC,1MBIT,SPI FLASH,K17/18	U3990	CRITICAL	BCM5764M
343S0493	1	IC,ASIC,BCM5764M,ENET CONTROLLER, 8x8, 64QPM	U3900	CRITICAL	BCM5764M
338S0753	1	IC,PW643-E2,1394B PHY/GHCI LINK/PCI-E,12	U4100	CRITICAL	
353S2896	1	IC,LP8545,LED BKLT CTRLR,LLP24	U9701	CRITICAL	

Programmable Parts

338S0563	1	IC,SMC,H58/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC:BLANK
341T0240	1	SMC EXTERNAL,K6	U4900	CRITICAL	SMC:PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM:BLANK
341T0238	1	EFI UNLOCKED,K6/K69	U6100	CRITICAL	BOOTROM:UNLOCKED
341S2589	1	IC,EFI,LOCKED,K6	U6100	CRITICAL	BOOTROM:LOCKED
338S0633	1	IC,CYPRS,CY7C63803-LQXC,4X4MM,USB,24-QFN	U4800	CRITICAL	IR:BLANK
341S2384	1	IC,ENCORE II,CY7C63803-LQXC	U4800	CRITICAL	IR:PROG
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLF,CY8C24794	U5701	CRITICAL	WELLSPRING:BLANK
341S2616	1	IC,TP PSOC,K17,K18	U5701	CRITICAL	WELLSPRING:PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0693	152S0778		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYES AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYES AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
152S1135	152S0586		ALL	TOKO AS ALTERNATE
516-0213	516-0201		ALL	MOLEX AS ALTERNATE
516S0790	516S0706		ALL	MOLEX AS ALTERNATE
376S0699	376S0360		ALL	SSM6P15FE AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1634	1	K6 MLB_LDO DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM


## K6 BOARD STACK-UP

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

SYNC MASTER=K24 MLB

PAGE TITLE

BOM Configuration

 Apple Inc.

051-8563

D

REVISION

A.13.0

BRANCH

4 OF 109

4 OF 80

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



Revision History

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

SYNC MASTER=K24 MLB		
PAGE TITLE		
Revision History		
 Apple Inc.	DRAWING NUMBER	051-8563
	REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	5 OF 109
	SHEET	5 OF 80

<http://24hcongnghe.org>

[www.vinafix.vn](http://www.vinafix.vn)

D

D

C

C

B

B

A

A

Fan Connectors		
PP5V_S0	TRUE	(NEED 2 TP)
FAN_RT_PWM	TRUE	46
FAN_RT_TACH	TRUE	46
(NEED TO ADD 3 GND TP)		

MIC FUNC_TEST		
BI_MIC_LO	TRUE	55 56
BI_MIC_HI	TRUE	55 56
BI_MIC_SHIELD	TRUE	55 56

SPEAKER FUNC_TEST		
SPKRAMP_L_N_OUT	TRUE	54 55
SPKRAMP_L_P_OUT	TRUE	54 55
SPKRAMP_R_N_OUT	TRUE	54 55
SPKRAMP_R_P_OUT	TRUE	54 55
SPKRAMP_SUB_N_OUT	TRUE	54 55
SPKRAMP_SUB_P_OUT	TRUE	54 55

LVDS FUNC_TEST		
PP3V3_LCDVDD_SW_F	TRUE	6 67
PP3V3_S0_LCD_F	TRUE	6 67
PPVOUT_SW_LCDBKLT	TRUE	67 70
BKL_VSYNC	TRUE	67 70
LVDS_DDC_CLK	TRUE	8 67
LVDS_DDC_DATA	TRUE	8 67
LVDS_IG_A_DATA_N<0>	TRUE	8 67 74
LVDS_IG_A_DATA_P<0>	TRUE	8 67 74
LVDS_IG_A_DATA_N<1>	TRUE	8 67 74
LVDS_IG_A_DATA_P<1>	TRUE	8 67 74
LVDS_IG_A_DATA_N<2>	TRUE	8 67 74
LVDS_IG_A_DATA_P<2>	TRUE	8 67 74
LVDS_CONN_A_CLK_F_N	TRUE	67 79
LVDS_CONN_A_CLK_F_P	TRUE	67 79
LED_RETURN_1	TRUE	67 70
BKL_ISEN2	TRUE	70
BKL_ISEN3	TRUE	70
LED_RETURN_4	TRUE	67 70
LED_RETURN_5	TRUE	67 70
LED_RETURN_6	TRUE	67 70
(NEED TO ADD 5 GND TP)		

SATA ODD CONN		
PP5V_SW_ODD	TRUE	(NEED 4 TP)
SMC_ODD_DETECT	TRUE	36 39
SATA_ODD_D2R_UF_P	TRUE	36 79
SATA_ODD_D2R_UF_N	TRUE	36 79
SATA_ODD_R2D_P	TRUE	36 74
SATA_ODD_R2D_N	TRUE	36 74
(NEED TO ADD 4 GND TP)		

SATA HDD/IR/SIL		
PP5V_S0_HDD_FLT	TRUE	(NEED 3 TP)
SATA_HDD_R2D_P	TRUE	36 74
SATA_HDD_R2D_N	TRUE	36 74
SATA_HDD_D2R_C_P	TRUE	36 74
SATA_HDD_D2R_C_N	TRUE	36 74
SYS_LED_ANODE_R	TRUE	36
IR_RX_OUT	TRUE	36 38
PP5V_S3_IR_R	TRUE	36
(NEED TO ADD 5 GND TP)		

BATT POWER CONN		
SMBUS_SMC_BSA_SCL	TRUE	6 42 78
SMBUS_SMC_BSA_SDA	TRUE	6 42 78
SYS_DETECT_L	TRUE	57
PPVBAT_G3H_CONN	TRUE	57 58
(NEED 3 TP)		
(NEED TO ADD 4 GND TP)		

BIL CONN		
PP3V42_G3H	TRUE	6 7
SMBUS_SMC_BSA_SCL	TRUE	6 42 78
SMBUS_SMC_BSA_SDA	TRUE	6 42 78
SMC_BIL_BUTTON_L	TRUE	39 40 57
SMC_LID_R	TRUE	57
(NEED TO ADD 4 GND TP)		

RIGHT CLUTCH CONN		
PP5V_S3_BT_CAMERA_F	TRUE	29
PCIE_AP_D2R_P	TRUE	15 29 74
PCIE_AP_D2R_N	TRUE	15 29 74
PCIE_AP_R2D_P	TRUE	29 74
PCIE_AP_R2D_N	TRUE	29 74
PCIE_CLK100M_AP_CONN_P	TRUE	29 79
PCIE_CLK100M_AP_CONN_N	TRUE	29 79
USB_CAMERA_CONN_P	TRUE	29 79
USB_CAMERA_CONN_N	TRUE	29 79
PP5V_WLAN	TRUE	6 29
PCIE_WAKE_L	TRUE	15 24 29
SMBUS_SMC_A_S3_SCL	TRUE	6 42 78
SMBUS_SMC_A_S3_SDA	TRUE	6 42 78
USB_BT_CONN_P	TRUE	29 79
USB_BT_CONN_N	TRUE	29 79
AP_CLKREQ_O_L	TRUE	29
AP_RESET_CONN_L	TRUE	29
(NEED TO ADD 6 GND TP)		

IPD_FLEX_CONN		
PP3V3_S3	TRUE	6 7
PP18V5_S3	TRUE	6 48
Z2_CS_L	TRUE	47 48
Z2_DEBUG3	TRUE	47 48
Z2_MOSI	TRUE	47 48
Z2_SCLK	TRUE	47 48
Z2_BOOST_EN	TRUE	48
Z2_HOST_INTN	TRUE	47 48
Z2_CLKIN	TRUE	47 48
Z2_KEY_ACT_L	TRUE	47 48
Z2_RESET	TRUE	47 48
PSOC_MISO	TRUE	47 48
PSOC_MOSI	TRUE	47 48
PSOC_SCLK	TRUE	47 48
SMBUS_SMC_A_S3_SDA	TRUE	6 42 78
SMBUS_SMC_A_S3_SCL	TRUE	6 42 78
PSOC_F_CS_L	TRUE	47 48
PICKB_L	TRUE	47 48
(NEED TO ADD 2 GND TP)		

KEYBOARD CONN		
PP3V3_S3	TRUE	6 7
PP3V42_G3H	TRUE	6 7
WS_KBD1	TRUE	47
WS_KBD2	TRUE	47
WS_KBD3	TRUE	47
WS_KBD4	TRUE	47
WS_KBD5	TRUE	47
WS_KBD6	TRUE	47
WS_KBD7	TRUE	47
WS_KBD8	TRUE	47
WS_KBD9	TRUE	47
WS_KBD10	TRUE	47
WS_KBD11	TRUE	47
WS_KBD12	TRUE	47
WS_KBD13	TRUE	47
WS_KBD14	TRUE	47
WS_KBD15_CAP	TRUE	47
WS_KBD16_NUM	TRUE	47
WS_KBD17	TRUE	47
WS_KBD18	TRUE	47
WS_KBD19	TRUE	47
WS_KBD20	TRUE	47
WS_KBD21	TRUE	47
WS_KBD22	TRUE	47
WS_KBD23	TRUE	47
WS_KBD_ONOFF_L	TRUE	47
WS_LEFT_SHIFT_KBD	TRUE	47
WS_LEFT_OPTION_KBD	TRUE	47
WS_CONTROL_KBD	TRUE	47
(NEED TO ADD 2 GND TP)		

KBD BACKLIGHT CONN		
KBDLED_ANODE	TRUE	48
SMC_KBDLED_PRESENT_L	TRUE	48
(NEED TO ADD 1 GND TP)		

T57 CONN		
PP5V_S3	TRUE	6 7
PP3V3_S3	TRUE	6 7
T57_PWR_EN	TRUE	18
T57_RESET	TRUE	18
USB_T57_N	TRUE	38 75
USB_T57_P	TRUE	38 75
(NEED TO ADD 5 GND TP)		

## DEBUG VOLTAGE

PPVCORE_S0_CPU	TRUE	7 43
PPVCORE_S0_MCP	TRUE	7 43
PP1V2_ENET	TRUE	7
PP1V05_S0	TRUE	7 65
PP1V5_S0	TRUE	7 65 79
PP1V8_S0	TRUE	7
PP3V3_S0	TRUE	7 65 79
PP5V_S0	TRUE	6 7 65
PP3V3_S3	TRUE	6 7
PP5V_S3	TRUE	6 7
PP0V9_S5	TRUE	7
PP3V3_S5	TRUE	7 65 79
PP3V42_G3H	TRUE	6 7
PPBUS_G3H	TRUE	7 43
PP3V3_ENET	TRUE	7
PP5V_WLAN	TRUE	6 29
PP5V_SW_ODD	TRUE	6 8
PP5V_S0_HDD_FLT	TRUE	6 36
PP18V5_S3	TRUE	6 48
PP3V3_S0_LCD_F	TRUE	6 67
PP3V3_LCDVDD_SW_F	TRUE	6 67
PP4V5_AUDIO_ANALOG	TRUE	51
PP1V5R1V35_S3	TRUE	7 79
SMC_PM_G2_EN	TRUE	39 65
PM_SLP_S4_L	TRUE	18 39 40 65
PM_SLP_S3_L	TRUE	18 39 65 69
(NEED TO ADD 6 GND TP)		

## SPI DEBUG CONN


PP3V42_G3H	TRUE	6 7
SPI_CS0_L	TRUE	41 75
SPI_CLK	TRUE	41 75
SPI_MOSI	TRUE	41 75
SPI_MISO	TRUE	18 41 75
SPIROM_USE_MLB	TRUE	18 41 50

## DC POWER CONN

PP18V5_DCIN_FUSE	TRUE	(NEED 3 TP)
ADAPTER_SENSE	TRUE	57
(NEED TO ADD 4 GND TP)		



## FSB SIGNALS WITH NOTEST

NO_TEST=TRUE	FSB_A_L<35..3>	9 13 72
NO_TEST=TRUE	FSB_ADS_L	9 13 72
NO_TEST=TRUE	FSB_ADSTB_L<1..0>	9 13 72
NO_TEST=TRUE	FSB_D_L<63..0>	9 13 72
NO_TEST=TRUE	FSB_DINV_L<3..0>	9 13 72
NO_TEST=TRUE	FSB_DSTB_L_N<3..0>	9 13 72
NO_TEST=TRUE	FSB_DSTB_L_P<3..0>	9 13 72
NO_TEST=TRUE	FSB_HIT_L	9 13 72
NO_TEST=TRUE	FSB_HITM_L	9 13 72
NO_TEST=TRUE	FSB_LOCK_L	9 13 72
NO_TEST=TRUE	FSB_REQ_L<4..0>	9 13 72






SYNC MASTER=K24_MLB		
PAGE TITLE		
FUNC TEST		
 Apple Inc.	DRAWING NUMBER	051-8563
	REVISION	A.13.0
	BRANCH	
	PAGE	7 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 6 OF 80




"S0,S0M" RAILS



LVDDR Vref/VTT (0.75V/0.675V) Rails






UNUSED MCP PE0[3:0] AVDD/DVDD






(CONNECTS TO MCP BALLS) 19 =PP1V05 S0 MCP PE DVDD1 = PP1V05 S0 MCP PE DVDD 22 (CONNECTS TO THE DECAPS)  
(CONNECTS TO MCP BALLS) 19 =PP1V05 S0 MCP PE AVDD1 = PP1V05 S0 MCP PE AVDD 22 (CONNECTS TO THE DECAPS)

"ENET" RAILS




"S3" RAILS


LVDDR (1.5V/1.35V) Rails







"S5" RAILS






0.9V Rails





"G3H" RAILS




"FIREWIRE" RAILS




SYNC MASTER=K24 MLB		SYNC DATE=07/22/2005	
PAGE TITLE			
Power Aliases			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	8 OF 109
		SHEET	7 OF 80




PAGE TITLE		
SIGNAL ALIAS		
 Apple Inc.	DRAWING NUMBER	051-8563
	REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE
		9 OF 109
SHEET		8 OF 80











http://24hcongnghe.org

CPU VCore HF and Bulk Decoupling  
4X 330UF. 20X 22UF 0805


PLACEMENT\_NOTE (C1200-C1219):  
Place inside socket cavity on secondary side.




PLACEMENT\_NOTE (C1240-C1243):




Place on secondary side.




VCCA (CPU AVdd) DECOUPLING  
1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING  
1x 330uF, 6x 0.1uF 0402




SYNC MASTER=T27 MLB		SYNC DATE=11/23/2009	
PAGE TITLE			
CPU Decoupling			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.vinafix.vn

## Mini-XDP Connector


NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.

## MCP89-specific pinout




Direction of XDP module


Please avoid any obstructions  
on even-numbered side of J1300








Current numbers from MCP89 A01 Bring-Up Support document (MCP80\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
MCP Memory Interface			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	15 OF 109
		SHEET	14 OF 80





D

C

B


A

D

C

B

A



NOTE: 100K pull-downs required if  
HPLUG\_DET0/HPLUG\_DET1 are not used.

RGB DAC Disable:

Okay to float all RGB\_DAC signals.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required (or use as GPIOs).  
Connect +3.3V\_RGBDAC pin to GND.

NOTE: No Composite/S-Video/Component Video support on MCP89


Interface Mode		
MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
(UNUSED)	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPB_TXC_P/N	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_CLK_P/N
=MCP_IFPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPB_TXD_P/N<2>	(UNUSED)	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPB_TXD_P/N<3>	TMDS_IG_DDC_CLK	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPAB_DDC_CLK	TMDS_IG_DDC_DATA	LVDS_IG_DDC_CLK
=MCP_IFPAB_DDC_DATA		LVDS_IG_DDC_DATA

LVDS: Power +VDD\_IFPx at 1.8V


TMDS: Power +VDD\_IFPx at 3.3V

## DDC Mode Pull-downs


NOTE: DP\_AUX\_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.






## GPIO Pull-Ups



Current numbers from MCP89 A01 Bring-Up Support document (MCP89\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC MASTER=T27 MLB		SYNC DATE=11/05/2009	
PAGE TITLE			
MCP Graphics			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 109
		SHEET	16 OF 80













## DIMM CKE Clamps







http://24hcongnghe.org

Approx. Ramp Time (EN to 1V, uS): 43.9 + 0.6943 \* C1(pF)

C2400 helps reduce input rail droop during Q2400 turn-on.

PLACE\_NEAR=C2400.1:1 mm

XW2400

CRITICAL C2400 PLACE\_NEAR=Q2400.5:2 mm

100UF

20% 6.3V CERM-X5R

1206-1

XW2401

PLACE\_NEAR=C2400.2:1 mm

Q2400

Part	Si4838BDY
Type	N-Channel
Rds(on)	3.2 mOhm @2.5V
Loading	15.35 A (EDP)

NV Requirements:

- Min Ramp-Up Time: 100 uS (10% to 90%)
- Max Ramp-Up Time: 1500 uS (ENABLE to 90%)
- FET Ron <= 2.5 mOhms

NOTE: nVidia recommends Infineon BSC020N03MS for Q2400.

Gated Rail Savings: 860mW

SYNC MASTER=T27 MLB

SYNC DATE=11/23/2009

MCP89 GFX Core Rail Gating

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8563

REVISION

A.13.0

BRANCH


PAGE


24 OF 109

SHEET


21 OF 80


www.vinafix.vn





Current numbers from MCP89 A01 Bring-Up Support document (MCP80\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=T27_MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
	REVISION		
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	26 OF 109
		SHEET	23 OF 80



## Page Notes

Power aliases required by this page:

- =PPLVDDR\_S3\_MEM\_A  
- =PPDDRVTT\_S0\_MEM\_A  
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL  
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:

(NONE)

## DDR3 Plane Stitching Caps (Space evenly across plane split)



## "Factory" (top) slot

J2900


F-RT-THB

DDR3-SODIMM-DUAL-M97-3

(SYMBOL: 1 OF 2)

516-0201


SYNC MASTER=T27 MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		29 OF 109	
SHEET		25 OF 80	





A

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3321,R3323	CRITICAL	VREFMRGN:NO
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3331,R3333	CRITICAL	VREFMRGN:NO

Page Notes

Power aliases required by this page:  
- =PP3V3\_S3\_VREFMRGN  
- =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
- =I2C\_VREFDACS\_SCL  
- =I2C\_VREFDACS\_SDA  
- =I2C\_PCA9557D\_SCL  
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
VREFMRGN:YES - Stuffs VREF Margining Circuitry.  
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	7
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=T27 MLB

SYNC DATE=09/29/2009

FSB/DDR3 Vref Margining

Apple Inc.

051-8563

A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

33 OF 109

28 OF 80



http://24hcongnghe.org


5V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

AIRPORT


ALS  
CAMERA


BLUETOOTH

Supervisor & CLKREQ# Isolation

SYNC MASTER=T27 MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
RIGHT CLUTCH CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	D
		REVISION	
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		34	OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29	OF 80
IV ALL RIGHTS RESERVED			


www.vinafix.vn



SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE 1 FILE		SIZE	
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER 051-8563	
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 35 OF 109	
		SHEET 30 OF 80	







Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

SYNC MASTER=T27 MLB

SYNC DATE=07/28/2005

Ethernet Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

BRANCH

PAGE

40 OF 109

SHEET

32 OF 80

http://24hcongnghe.org

www.vinafix.vn



D

D

C


C


B

B

A

A






SYNC MASTER=T27 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
FireWire LLC/PHY (FW643E)			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	D
		REVISION	
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		41 OF 109	
		SHEET	
		33 OF 80	

D


C

B

A




All FireWire devices require 5K pull-down on TPB pair.  
Host can detect as load on TPBIAS signal.  
Current source only active when FW\_PWR\_EN is low.



Dual-purpose output:

- Pull-up provided on another page.



www.vinafix.vn

A

## Page Notes

Power aliases required by this page:

- =PPVP\_FW\_PORT1
- =PPVP\_FW\_PHY\_CPS\_FET (From Port)
- =PPVP\_FW\_PHY\_CPS (To PHY)
- =PP3V3\_FW\_FWPHY
- =PP3V3\_S0\_FWLATEVG

Signal aliases required by this page:

- =FW\_PHY\_DS0
- =FW\_PHY\_DS1
- =FW\_PHY\_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)  
1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


## FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.  
FET blocks current to TPCPS until VDD33 is powered.




## Unused FireWire Ports

Disabled per LSI instructions  
(All unused port signals TP/NC)




## FireWire PHY Config Straps

Configures PHY for:  
- Port "1" Bilingual (1394B)



## Termination


Place close to FireWire PHY




## Cable Power


CRITICAL  
L4310  
FERR-250-OHM

Note: Trace PPVP\_FW\_PORT1 must handle up to 5A



CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED

SYNC MASTER=T27_MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
FireWire Connector			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	43 OF 109
		SHEET	35 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511

BOMOPTIONS:  
- RDRV:8511 stuffs PS8511A & associated parts (STRAPS TBD!!!)  
- RDRV:8515 stuffs PS8515A & associated parts  
- RDRV:NO stuffs bypass path (neither IC or associated parts stuffed)


SATA Redriver

Redriver Bypass Path


U4510 ADD NO STUFF IN PRODUCTION!!!!

SYNC MASTER=T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE		SATA Connectors	
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	36 OF 80


## Port Power Switch




## USB/SMC Debug Mux



## Left USB Port A




## Left USB Port B







## IR Support








## T57 Connector



K6 NOTES : D4890 CONNECTION IS DIFFERENT,CANNOT DIRECTLY SYNC FROM T27

SYNC MASTER=T27_MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
Internal USB Support			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		48 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 80	
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: P94 and P95 are shorted in some platforms.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



H8S2117-R:  
(SMC\_PECI)  
(SMC\_PECI\_VREF)  
(SMC\_PECI\_VSTP)

SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay.


SYNC MASTER=T27 MLB		SYNC DATE=09/02/2009	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	49 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply


SMC FSB to 3.3V Level Shifting



Debug Power "Buttons"



SMC Crystal Circuit




SMC Aliases

SMC MCP VSENSE	=	SMC ADC14
SMC CPU FSB ISENSE	=	SMC ADC15
SMC MCP CORE ISENSE	=	SMC NB CORE ISENSE
SMC MCP DDR ISENSE	=	SMC NB DDR ISENSE
TP SMC GPU LV8 ISENSE	=	SMC ANALOG ID
TP SMC GPU ISENSE	=	SMC GPU ISENSE
TP SMC GPU VSENSE	=	SMC GPU VSENSE
SMC GFX THROTTLE L	=	SMC IG THROTTLE L
SMS INT L	=	=SMC SMS INT
MCP WAKE REQ L	=	SMC G3H POWERON L

SMC Pull-ups

SMC PA0	R5091	100K	1	2	5%	1/16W	MF-LF	402
SMC PA1	R5092	100K	1	2	5%	1/16W	MF-LF	402
SMC PB4	R5088	10K	1	2	5%	1/16W	MF-LF	402
SMC PB6	R5095	10K	1	2	5%	1/16W	MF-LF	402
SMC ONOFF L	R5070	10K	1	2	5%	1/16W	MF-LF	402
SMC LID	R5071	100K	1	2	5%	1/16W	MF-LF	402
SMC TX L	R5073	10K	1	2	5%	1/16W	MF-LF	402
SMC RX L	R5074	100K	1	2	5%	1/16W	MF-LF	402
SMC TMS	R5077	10K	1	2	5%	1/16W	MF-LF	402
SMC TDO	R5078	10K	1	2	5%	1/16W	MF-LF	402
SMC TDI	R5079	10K	1	2	5%	1/16W	MF-LF	402
SMC TCK	R5080	10K	1	2	5%	1/16W	MF-LF	402
SMC BIL BUTTON L	R5081	10K	1	2	5%	1/16W	MF-LF	402
SMC BC ACOK	R5087	470K	1	2	5%	1/16W	MF-LF	402
SMS INT L	R5093	10K	1	2	5%	1/16W	MF-LF	402
SMC GFX OVERTEMP L	R5094	10K	1	2	5%	1/16W	MF-LF	402
SMC G3H POWERON L	R5098	100K	2	1	5%	1/16W	MF-LF	402

System (Sleep) LED Circuit



SMC Pull-downs

SMC BS ALRT L	R5076	100K	1	2	5%	1/16W	MF-LF	402
SMC ADAPTER EN	R5085	10K	1	2	5%	1/16W	MF-LF	402
SMC CASE OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	402
PM SLP S4 L	R5090	100K	1	2	5%	1/16W	MF-LF	402

Unused Pins

SMC FAN 1 CTL	=	TP SMC FAN 1 CTL
TP SMC FAN 1 TACH	=	SMC FAN 1 TACH
SMC FAN 2 CTL	=	NC SMC FAN 2 CTL
NC SMC FAN 2 TACH	=	SMC FAN 2 TACH
SMC FAN 3 CTL	=	NC SMC FAN 3 CTL
NC SMC FAN 3 TACH	=	SMC FAN 3 TACH
SMC RSTGATE L	=	TP SMC RSTGATE L
SMC P20	=	TP SMC P20
SMC P24	=	TP SMC P24
SMC P41	=	TP SMC P41
SMC PB3	=	TP SMC PB3
SMC PH3	=	TP SMC PH3

SYNC MASTER=T27 MLB

SYNC DATE=09/02/2009

SMC Support

Apple Inc.

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE

50 OF 109


SHEET

40 OF 80


## LPC+SPI Connector





## SPI Bus Series Termination




## EFI Debug ROM




SYNC MASTER=T27 MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.13.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=T27_MLB		SYNC DATE=08/27/2009		
PAGE TITLE				
Voltage Sensing				
	Apple Inc.		DRAWING NUMBER	SIZE
			051-8563	D
	REVISION	A.13.0		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
BRANCH		PAGE	53 OF 109	
SHEET		43 OF 80		


D

C


B

A


### MCP MEM VDD Current Sense / Filter




### MCP VCore Current Sense Filter




### MCP/CPU 1.05V AND CPU VCore High-Side Current Sense / Filter




### CPU VCore Load Side Current Sense / Filter




### Battery (BMON) Current Sense, MUX & Filter




### DC-IN (AMON) Current Sense Filter





SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE TITLE			
Current Sensing			
		DRAWING NUMBER	051-8563
Apple Inc.		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	54 OF 109
		SHEET	44 OF 80


## CPU T-Diode Thermal Sensor



## MCP T-Diode Thermal Sensor







IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector

SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSOC power to isolate when PSOC is not powered.


PAGE TITLE		SYNC DATE=08/15/2009	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 80	
IV ALL RIGHTS RESERVED			




## BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:


- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED




## IPD Flex Connector





## Keyboard Backlight Driver & Detection




## Keyboard Backlight Connector






SYNC MASTER=T27 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
Sudden Motion Sensor (SMS)			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	59 OF 109
SHEET		49 OF 80	




MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		

AUDIO CODEC  
APPLE P/N 353S2355




4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456




NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=AUDIO		SYNC DATE=08/31/2005	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
		BRANCH	
		PAGE	62 OF 109
		SHEET	51 OF 80
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LINE INPUT VOLTAGE DIVIDER



CODEC RIN = 20K OHMS  
NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)  
FC\_HP = 3.6 HZ  
FC\_LP = 43KHZ  
VIN = 2VRMS, CODEC VIN = 1.14 VRMS






FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL  
RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).


ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS

AV\_PB = -1V/V, FC\_LPF = 35.2KHZ



SYNC MASTER=AUDIO		SYNC DATE=07/17/2005	
PAGE TITLE			
AUDIO: HEADPHONE FILTER		DRAWING NUMBER	
 Apple Inc.		051-8563	
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.13.0	
		BRANCH	
		PAGE	
		65 OF 109	
		SHEET	
		53 OF 80	


SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2524

SATELLITE 169 HZ < FC < 282 HZ  
SUB 80 HZ < FC < 132 HZ  
GAIN 6DB


ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

54 PP5V\_S3 AUDIO AMP




ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM


54 PP5V\_S3 AUDIO AMP




ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

54 PP5V\_S3 AUDIO AMP



SYNC MASTER=AUDIO		SYNC DATE=07/17/2005	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
	DRAWING NUMBER	051-8563	SIZE
	REVISION	A.13.0	D
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		66 OF 109	
SHEET		54 OF 80	



AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR  
APN: 518S0520

SPEAKER CONNECTOR

APN: 518S0519

APN: 353S2803

ANALOG AUDIO IO SWITCH


GPIO0 = 0 AND GPIO1 = 1 --> HP PATH SELECTED  
GPIO0 = 1 AND GPIO1 = 0 --> LI PATH SELECTED

SYNC MASTER=AUDIO

SYNC DATE=08/25/2005

PAGE TITLE

AUDIO: JACK



Apple Inc.

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

NOTICE OF PROPRIETARY PROPERTY:

BRANCH

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

67 OF 109

SHEET

55 OF 80

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A)AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

PORT A DETECT (HEADPHONES)

PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION CKT




PORT B LEFT (HEADSET MIC)


HP=80HZ, LP=8.82KHZ



PORT B RIGHT (BUILT-IN MIC)





SYNC MASTER=AUDIO		SYNC DATE=08/27/2005	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



http://24hcongnghe.org


www.vinafix.vn

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE D
	REVISION	A.13.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 69 OF 109	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET 57 OF 80	
IV ALL RIGHTS RESERVED			



\* R7051 HAS 2.20HM TO COMPENSATE UNVALANCED VOLTAGE  
DUE TO DIFFERENT CURRENT ON \_P AND \_N. (FROM INTERSIL)

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT


SYNC MASTER=T27 MLB		SYNC DATE=07/29/2005	
PAGE TITLE			
PBus Supply & Battery Charger			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	70 OF 109
		SHEET	58 OF 80




# 5V\_S3 / 3.3V\_S5 POWER SUPPLY


$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



NOTE: DONT SYNC THIS PAGE FROM T27

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
5V/3.3V SUPPLY			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
		BRANCH	
		PAGE	72 OF 109
		SHEET	59 OF 80
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Use LVDDR3 for 1.5V/1.35V support or LVDDR3\_NOT for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321		LVDDR3:NO


NOTE: DONT SYNC THIS PAGE FROM T27. C7330 AND C7331 IS CHANGED TO OSCON CAPS







VID<3:0>	VOLTAGE
1100	0.9750V
1101	0.9625V
1110	0.9500V
1111	0.9375V
0000	0.9250V
0001	0.9125V
0010	0.9000V
0011	0.8875V
0100	0.8750V
0101	0.8625V
0110	0.8500V
0111	0.8375V
1000	0.8250V
1001	0.8125V
1010	0.8000V
1011	0.7875V

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27


SYNC MASTER=T27 MLB		SYNC DATE=08/18/2009	
PAGE TITLE			
MCP VCore Regulator			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		75 OF 109	
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		62 OF 80	



SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
CPU VTT(1.05V) SUPPLY			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		A.13.0	
		BRANCH	
		PAGE	
		76 OF 109	
		SHEET	
		63 OF 80	







State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.

S0 Rail PGOOD Circuitry

S0 Rail PGOOD (ISL Version)

S0 Rail PGOOD (BJT Version)

VTT Rail Enable  
VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

SYNC MASTER=T27 MLB

SYNC DATE=11/24/2009

Power Sequencing

Apple Inc.

051-8563

A.13.0

78 OF 109

65 OF 80

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED






SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
LVDS CONNECTOR		DRAWING NUMBER	051-8563
Apple Inc.		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0859	2	XSTR,PT,N-CH,DUAL,SOT-563	Q9300,Q9302	CRITICAL	

Port Power Switch




\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
\*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
\*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT




FOR LP8543:  
STUFF R9741  
NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
371S0580	1	SCHOTTKY BARRIER DIODE RB160M-40	D9701		BOOST_VOL:LOW
138S0673	2	CAP, 50V, 1210, X5R, 10UF+-10%	C9797,C9799	CRITICAL	

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K69 MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
LCD Backlight		Driver	
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





87654321

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	9 13
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	9 13
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	9 13
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	9 13
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	9 13
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	9 13
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST_L	9 13 13
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	9 13
CPU_BSEL	CPU_50S	CPU_AGTL	CPU_BSEL<2..0>	9
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	9 13
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 13
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	9 13 40 61
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	9 12 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	9 13
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP_L	9 13 40
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP_L	9 13
CPU_FROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	9 13
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP_L	9 13 61
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	9 13
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	12 13
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	12 13
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	13
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	13
CPU_IERR_L	CPU_50S		CPU IERR L	9
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM_DPRSLPVR	13 61
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	61
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	13
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	9 28
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	9
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	9
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	9 12
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	9 12
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	9 12
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	9 12
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_TRST_L	9 12
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	9 12
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	9 12
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	12
	CPU_50S	CPU_8MIL	CPU VID<6..0>	10 61
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	10 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	10 61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

87654321

87654321

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	9 13
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	9 13
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	9 13
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	9 13
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	9 13
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	9 13
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST_L	9 13 13
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	9 13
CPU_BSEL	CPU_50S	CPU_AGTL	CPU_BSEL<2..0>	9
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	9 13
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 13
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	9 13 40 61
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	9 12 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	9 13
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP_L	9 13 40
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP_L	9 13
CPU_FROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	9 13
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP_L	9 13 61
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MIL	?

NV DG says 3x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\*-style wildcards!

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.2.2

MEM\_A/B\_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CKE	MEM_40S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CKE	MEM_40S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

8

7

6

5

4

3

2

1

MEM\_A/B\_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

www.vinafix.vn

SYNC MASTER=T27\_MLB

SYNC DATE=08/03/2009

Memory Constraints

Apple Inc.

DRAWING NUMBER 051-8563

REVISION A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 101 OF 109

SHEET 73 OF 80

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.  
SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.  
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
Max trace length: LVDS 10 inches, DP 8.5 inches.  
SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SATA intra-pair matching should be 1 ps.  
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.  
SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>	
	PCIE_90D	PCIE	PEG R2D N<15..0>	
	PCIE_90D	PCIE	PEG R2D C P<15..0>	
	PCIE_90D	PCIE	PEG R2D C N<15..0>	
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>	
	PCIE_90D	PCIE	PEG D2R N<15..0>	
	PCIE_90D	PCIE	PEG D2R C P<15..0>	
	PCIE_90D	PCIE	PEG D2R C N<15..0>	
	PCIE_90D	PCIE	PCIE AP R2D P	6 29
	PCIE_90D	PCIE	PCIE AP R2D N	6 29
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P	15 29
	PCIE_90D	PCIE	PCIE AP R2D C N	15 29
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P	6 15 29
	PCIE_90D	PCIE	PCIE AP D2R N	6 15 29
	PCIE_90D	PCIE	PCIE ENET R2D P	31
	PCIE_90D	PCIE	PCIE ENET R2D N	31
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P	15 31
	PCIE_90D	PCIE	PCIE ENET R2D C N	15 31
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P	15 31
	PCIE_90D	PCIE	PCIE ENET D2R N	15 31
	PCIE_90D	PCIE	PCIE ENET D2R C P	31
	PCIE_90D	PCIE	PCIE ENET D2R C N	31
	PCIE_90D	PCIE	PCIE FW R2D P	33
	PCIE_90D	PCIE	PCIE FW R2D N	33
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P	15 33
	PCIE_90D	PCIE	PCIE FW R2D C N	15 33
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P	15 33
	PCIE_90D	PCIE	PCIE FW D2R N	15 33
	PCIE_90D	PCIE	PCIE FW D2R C P	33
	PCIE_90D	PCIE	PCIE FW D2R C N	33
MCP_PE0_BEECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	8 15
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	8 15
MCP_PE1_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P	15 29
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N	15 29
MCP_PE2_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	15 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	15 31
MCP_PE3_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	15 33
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	15 33
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP_PEX0_TERM	15
CRT_RED	CRT_50S	CRT	CRT IG R C PR	8
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y	8
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB	8
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC	8
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC	8
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET	8
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF	8
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC P	
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC N	
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD P<5..0>	
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD N<5..0>	
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML P<3..0>	8
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML N<3..0>	8
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH P	8 68
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH N	8 68
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET	16 23
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE	16 23
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P	8 67
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N	8 67
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	8 6 67
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	6 8 67
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>	
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>	
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P	
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N	
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>	
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>	
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET	16 23
MCP_IFPAB_VPROBE			MCP_IFPAB_VPROBE	16 23
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	17 36
	SATA_90D	SATA	SATA HDD R2D C N	17 36
	SATA_90D	SATA	SATA HDD R2D P	6 36
	SATA_90D	SATA	SATA HDD R2D N	6 36
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	17 36
	SATA_90D	SATA	SATA HDD D2R N	17 36
	SATA_90D	SATA	SATA HDD D2R C P	6 36
	SATA_90D	SATA	SATA HDD D2R C N	6 36
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	17 36
	SATA_90D	SATA	SATA ODD R2D C N	17 36
	SATA_90D	SATA	SATA ODD R2D P	6 36
	SATA_90D	SATA	SATA ODD R2D N	6 36
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	17 36
	SATA_90D	SATA	SATA ODD D2R N	17 36
	SATA_90D	SATA	SATA ODD D2R C P	36
	SATA_90D	SATA	SATA ODD D2R C N	36
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM	17

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

SYNC MASTER=T27\_MLB

SYNC DATE=08/03/2009

MCP Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-8563

REVISION  
A.13.0

PAGE  
102 OF 109

SHEET  
74 OF 80

www.vinafix.vn



8

7

6

5

4

3

2

1

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	18 39 41
LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	18 39 41
LPC_RESET_L	LPC_55S	LPC	LPC RESET L	18 24
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	18 24
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	24 39
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	24 41
USB_EXTN	USB_90D	USB	USB EXTN P	17 37
	USB_90D	USB	USB EXTN N	17 37
	USB_90D	USB	USB EXTN MUXED P	37 79
	USB_90D	USB	USB EXTN MUXED N	37 79
USB_MINI	USB_90D	USB	USB MINI P	8 17
	USB_90D	USB	USB MINI N	8 17
USB_EXTD	USB_90D	USB	USB EXTD P	8 17
	USB_90D	USB	USB EXTD N	8 17
USB_CAMERA	USB_90D	USB	USB CAMERA P	17 29
	USB_90D	USB	USB CAMERA N	17 29
USB_BT	USB_90D	USB	USB BT P	17 29
	USB_90D	USB	USB BT N	17 29
USB_TPAD	USB_90D	USB	USB TPAD P	17 47
	USB_90D	USB	USB TPAD N	17 47
USB_IR	USB_90D	USB	USB IR P	17 38
	USB_90D	USB	USB IR N	17 38
USB_EXTR	USB_90D	USB	USB EXTB P	17 37
	USB_90D	USB	USB EXTB N	17 37
USB_T57	USB_90D	USB	USB T57 P	6 38
	USB_90D	USB	USB T57 N	6 38
USB_EXTC	USB_90D	USB	USB EXTC P	8 17
	USB_90D	USB	USB EXTC N	8 17
USB_SDCARD	USB_90D	USB	USB SDCARD P	17 30
	USB_90D	USB	USB SDCARD N	17 30
USB_WM	USB_90D	USB	USB WM P	8 17
	USB_90D	USB	USB WM N	8 17
MCP_USB_RBIAS	MCP_USB_RBIAS		MCP USB RBIAS GND	17
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	12 18 42
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	12 18 42
(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP 1 CLK	18 42
(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP 1 DATA	18 42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	18 51
	HDA_55S	HDA	HDA BIT CLK R	18
HDA_SYNC	HDA_55S	HDA	HDA SYNC	18 51
	HDA_55S	HDA	HDA SYNC R	18
HDA_RST_L	HDA_55S	HDA	HDA RST R L	18
	HDA_55S	HDA	HDA RST L	18 51
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	18 51
	HDA_55S	HDA	HDA SDIN CODEC	18 51
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	18 51
	HDA_55S	HDA	HDA SDOUT R	18
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP HDA PULLDN COMP	18
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	18 24
	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	24 39
SPI_CLK	SPI_55S	SPI	SPI CLK R	18 41
	SPI_55S	SPI	SPI CLK	6 41
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	18 41
	SPI_55S	SPI	SPI MOSI	6 41
SPI_MISO	SPI_55S	SPI	SPI MISO	6 18 41
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	18 41
	SPI_55S	SPI	SPI CS0 L	6 41
	SPI_55S	SPI	SPI MLB CLK	41 50
	SPI_55S	SPI	SPI MLB MOSI	41 50
	SPI_55S	SPI	SPI MLB MISO	41 50
	SPI_55S	SPI	SPI MLB CS L	41 50
	SPI_55S	SPI	SPI ALT CLK	41
	SPI_55S	SPI	SPI ALT MOSI	41
	SPI_55S	SPI	SPI ALT MISO	41
	SPI_55S	SPI	SPI ALT CS L	41

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MCP Constraints 2

PAGE TITLE		DRAWING NUMBER		SIZE
		051-8563		D
REVISION		BRANCH		
A.13.0				
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
PAGE		SHEET		
103 OF 109		75 OF 80		

Apple Inc.

051-8563

A.13.0

103 OF 109

75 OF 80

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

www.vinafix.vn

## MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

## 88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

## SD Card Interface Constraints



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

## RGMII Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	17
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	17
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	
	ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	8 17
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	
	ENET_PWDWN_L	ENET_MII_55S	ENET_MII	ENET_PWDWN_L	
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	8 17
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0>	8 17
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	8 17
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	8 17
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	
		ENET_MII_55S	ENET_MII	ENET_RESET_L	24 17

## Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	ENET MDI	ENET MDI 100D	ENET MDI	ENET MDI P<3..0>	31 32
		ENET MDI 100D	ENET MDI	ENET MDI N<3..0>	31 32

## SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
SD_DATA	SD_55S	SD_INTERFACE	SD D<4..0>	30
	SD_55S	SD_INTERFACE	SDCONN DATA<4..0>	30 31
	SD_55S	SD_INTERFACE	BCM5776S CR DATA<4>	30 31
SD_DATA_R	SD_55S	SD_INTERFACE	SD D<7..5>	30
	SD_55S	SD_INTERFACE	SDCONN DATA<7..5>	30 31
	SD_55S	SD_INTERFACE	BCM5776S CR DATA<7..5>	30 31
SD_CLK	SD_55S	SD_INTERFACE	SD CLK	30
	SD_55S	SD_INTERFACE	SD CLK_R	30
	SD_55S	SD_INTERFACE	SDCONN CLK	30 31
SD_CMD	SD_55S	SD_INTERFACE	SD CMD	30
	SD_55S	SD_INTERFACE	SDCONN CMD	30 31
	SD_55S	SD_INTERFACE	BCM5776S CR CMD	30 31

NOTE: SD\_D<7..5> are different to support BCM5764M/BCM57765 co-layout.



http://24hcongnghe.org

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
FW_P0_TPA	FW_100D	FW_TP	FW_P0_TPA_P	33 35
FW_P0_TPB	FW_100D	FW_TP	FW_P0_TPB_N	33 35
FW_P0_TPB	FW_100D	FW_TP	FW_P0_TPB_P	33 35
FW_P1_TPA	FW_100D	FW_TP	FW_P1_TPA_P	33 35
FW_P1_TPB	FW_100D	FW_TP	FW_P1_TPB_N	33 35
FW_P1_TPB	FW_100D	FW_TP	FW_P1_TPB_P	33 35
FW_P1_TPB	FW_100D	FW_TP	FW_P1_TPB_N	33 35
Port 2 Not Used				

CANNOT SYNC THIS PAGE FROM T27, FW CONSTRAINTS CHANGED TO 100OHM DIFF

SYNC MASTER=T27\_MLB

SYNC DATE=07/20/2005

FireWire Constraints

Apple Inc.

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE











105 OF 109

SHEET









77 OF 80


PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 6 42
 SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 6 42
 SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 42
 SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 42
 SMBUS_SMC_0_S0_SCL	SMB_55G	SMB	SMBUS_SMC_0_S0_SCL 42
 SMBUS_SMC_0_S0_SDA	SMB_55G	SMB	SMBUS_SMC_0_S0_SDA 42
 SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 6 42
 SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 6 42
 SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 42
 SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 42

SMBus Charger Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 CHGR_CSI_P	1T01_DIFFPAIR		CHGR_CSI_P 58
 CHGR_CSI_N	1T01_DIFFPAIR		CHGR_CSI_N 58
 CHGR_CSI_R_P	1T01_DIFFPAIR		CHGR_CSI_R_P 58
 CHGR_CSI_R_N	1T01_DIFFPAIR		CHGR_CSI_R_N 58
 CHGR_CSO_P	1T01_DIFFPAIR		CHGR_CSO_P 58
 CHGR_CSO_N	1T01_DIFFPAIR		CHGR_CSO_N 58
 CHGR_CSO_R_P	1T01_DIFFPAIR		CHGR_CSO_R_P 44 58
 CHGR_CSO_R_N	1T01_DIFFPAIR		CHGR_CSO_R_N 44 58



MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	Override	Override	0.09 MM_OVERRIDE	5.8 MM_OVERRIDE	Override	Override
MCP_DV_COMP_OVERRIDE	TOP_OVERRIDE	Override	Override	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	Override	Override
MCP_MEM_COMP_OVERRIDE	TOP_OVERRIDE	Override	Override	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	Override	Override
MCP_MII_COMP_OVERRIDE	TOP_OVERRIDE	Override	Override	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	Override	Override
MCP_USB_RBIA_OVERRIDE	TOP_OVERRIDE	Override	Override	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	Override	Override
MCP_DV_COMP_OVERRIDE	*_Override	Override	Override	0.25 MM_OVERRIDE	250 MIL_OVERRIDE	Override	Override

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
(PCIE_AP)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP CONN P 6 29
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP CONN N 6 29
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED P 37 75
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED N 37 75
(USB_EXT_A)	USB_90D	USB	USB LT1 P 37
(USB_EXT_A)	USB_90D	USB	USB LT1 N 37
(USB_TPAD)	USB_90D	USB	USB TPAD R P 47
(USB_TPAD)	USB_90D	USB	USB TPAD R N 47
(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN P 6 29
(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN N 6 29
	USB_90D	USB	USB BT CONN P 6 29
	USB_90D	USB	USB BT CONN N 6 29
	USB_90D	USB	USB LT2 P 37
	USB_90D	USB	USB LT2 N 37
	ENET_MDI_100D	ENETCONN	ENETCONN P<3..0> 32
	ENET_MDI_100D	ENETCONN	ENETCONN N<3..0> 32
	SATA_90D	SATA	SATA ODD R2D UF P 16
	SATA_90D	SATA	SATA ODD R2D UF N 16
	SATA_90D	SATA	SATA ODD D2R UF P 6 36
	SATA_90D	SATA	SATA ODD D2R UF N 6 36
	SATA_90D	SATA	SATA HDD D2R UF P 16
	SATA_90D	SATA	SATA HDD D2R UF N 16
	SATA_90D	SATA	SATA HDD R2D UF P 16
	SATA_90D	SATA	SATA HDD R2D UF N 16
	SATA_90D	SATA	SATA HDD D2R RDRV IN P 16
	SATA_90D	SATA	SATA HDD D2R RDRV IN N 16
	SATA_90D	SATA	SATA HDD R2D RDRV IN P 16
	SATA_90D	SATA	SATA HDD R2D RDRV IN N 16
	SATA_90D	SATA	SATA HDD D2R RDRV OUT P 16
	SATA_90D	SATA	SATA HDD R2D RDRV OUT P 16
	SATA_90D	SATA	SATA HDD R2D RDRV OUT N 16
	SATA_90D	SATA	SATA HDD D2R NORDRV P 16
	SATA_90D	SATA	SATA HDD D2R NORDRV N 16
	SATA_90D	SATA	SATA HDD R2D NORDRV P 16
	SATA_90D	SATA	SATA HDD R2D NORDRV N 16

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	LVDS_100D	LVDS	LVDS CONN A CLK P
	LVDS_100D	LVDS	LVDS CONN A CLK N
	LVDS_100D	LVDS	LVDS CONN A CLK F P 6 67
	LVDS_100D	LVDS	LVDS CONN A CLK F N 6 67
	LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>
	LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>
	LVDS_100D	LVDS	LVDS CONN B CLK P
	LVDS_100D	LVDS	LVDS CONN B CLK N
	LVDS_100D	LVDS	LVDS CONN B CLK F P
	LVDS_100D	LVDS	LVDS CONN B CLK F N
	LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>
	LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>
(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0> 6 69
	DP_90D	DISPLAYPORT	DP EXT ML N<3..0> 6 69
	DP_90D	DISPLAYPORT	DP EXT ML C P<3..0> 6 69
	DP_90D	DISPLAYPORT	DP EXT ML C N<3..0> 6 69
	DP_90D	DISPLAYPORT	DP EXT ML F P<3..0> 6 69
	DP_90D	DISPLAYPORT	DP EXT ML F N<3..0> 6 69
(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P 6 69
	DP_90D	DISPLAYPORT	DP EXT AUX CH C N 6 69
	DP_90D	DISPLAYPORT	DP AUX CH SW P
	DP_90D	DISPLAYPORT	DP AUX CH SW N

Power Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	CPUTHMSNS_D2	THERM_170I_55S	CPUTHMSNS D2 P 45
		THERM_170I_55S	CPUTHMSNS D2 N 45
	CPU_THERMD	THERM_170I_55S	CPU_THERMD P 9 45
		THERM_170I_55S	CPU_THERMD N 9 45
	MCPTHMSNS_D2	THERM_170I_55S	MCPTHMSNS D2 P
		THERM_170I_55S	MCPTHMSNS D2 N
	MCP_THMDIODE	THERM_170I_55S	MCP_THMDIODE P 18 45
		THERM_170I_55S	MCP_THMDIODE N 18 45
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS 1V5 S3 P
		SENSE_170I_55S	ISNS 1V5 S3 N
		SENSE_170I_55S	ISNS 1V5 S3 R P
		SENSE_170I_55S	ISNS 1V5 S3 R N
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS AIRPORT P
		SENSE_170I_55S	ISNS AIRPORT N
		SENSE_170I_55S	ISNS AIRPORT R P
		SENSE_170I_55S	ISNS AIRPORT R N
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS HDD P
		SENSE_170I_55S	ISNS HDD N
		SENSE_170I_55S	ISNS HDD R P
		SENSE_170I_55S	ISNS HDD R N
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS LCDBKLT P
		SENSE_170I_55S	ISNS LCDBKLT N
		SENSE_170I_55S	ISNS LCDBKLT R P
		SENSE_170I_55S	ISNS LCDBKLT R N
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS ODD P
		SENSE_170I_55S	ISNS ODD N
		SENSE_170I_55S	ISNS ODD R P
		SENSE_170I_55S	ISNS ODD R N
	SENSE_DIFFPAIR	SENSE_170I_55S	ISNS CPUVTT P 44
		SENSE_170I_55S	ISNS CPUVTT N 44
	SENSE_DIFFPAIR	SENSE_170I_55S	MCPCORES0 VSEN P 21 62
		SENSE_170I_55S	MCPCORES0 VSEN N 21 62
		MEM_POWER	PP1V5R1V35 S3 6 7
		SB_POWER	PP3V3 S5 6 7 65
		SB_POWER	PP3V3 S0 6 7 65
		SB_POWER	PP1V5 S0 6 7 65
		GND	GND


Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DIFFPAIR	AUDIO	AUD_SPKRAMP LIN P
	DIFFPAIR	AUDIO	AUD_SPKRAMP LIN N
	DIFFPAIR	AUDIO	AUD_SPKRAMP SUBIN P
	DIFFPAIR	AUDIO	AUD_SPKRAMP SUBIN N
	DIFFPAIR	AUDIO	AUD_SPKRAMP RIN P
	DIFFPAIR	AUDIO	AUD_SPKRAMP RIN N
	DIFFPAIR	AUDIO	SSM2315L P
	DIFFPAIR	AUDIO	SSM2315L N
	DIFFPAIR	AUDIO	SSM2315S P
	DIFFPAIR	AUDIO	SSM2315S N
	DIFFPAIR	AUDIO	SSM2315R P
	DIFFPAIR	AUDIO	SSM2315R N
	DIFFPAIR	AUDIO	SPKRCONN L OUT P
SEK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT N
	DIFFPAIR	AUDIO	SPKRCONN S OUT P
SEK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT N
	DIFFPAIR	AUDIO	SPKRCONN R OUT P
SEK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT N
	DIFFPAIR	AUDIO	BI_MIC P
	DIFFPAIR	AUDIO	BI_MIC N
	DIFFPAIR	AUDIO	HS_MIC P
	DIFFPAIR	AUDIO	HS_MIC N

SYNC MASTER=T27\_MLB

SYNC DATE=09/08/2009

K6/K69 Specific Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0


BRANCH

PAGE

108 OF 109

SHEET

79 OF 80

8		7		6		5		4		3		2		1														
K6/K69 Board-Specific Physical & Spacing Constraints																												
BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION																		
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM		15.2																		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
DEFAULT	*	Y	=50_OHM_SE	0.080 MM	12.7 MM	0 MM	0 MM																					
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM																								
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM																								
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM																								
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM																								
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																					
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.109 MM	=STANDARD	0.224 MM	0.090 MM																					
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.200 MM	0.200 MM																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																					
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM																					
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																					
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM																					
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																					
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM																					
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																					
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM																					
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT																							
DEFAULT		*	0.1 MM		?																							
STANDARD		*	=DEFAULT		?																							
BGA_P1MM		*	0.1 MM		?																							
BGA_P2MM		*	0.2 MM		?																							
BGA_P3MM		*	0.3 MM		?																							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT																							
1.5:1_SPACING		*	0.15 MM		?																							
2:1_SPACING		*	0.2 MM		?																							
2.5:1_SPACING		*	0.25 MM		?																							
3:1_SPACING		*	0.3 MM		?																							
4:1_SPACING		*	0.4 MM		?																							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT																							
1.5X_DIELECTRIC		TOP, BOTTOM	0.105 MM		?																							
2X_DIELECTRIC		TOP, BOTTOM	0.140 MM		?																							
3X_DIELECTRIC		TOP, BOTTOM	0.210 MM		?																							
4X_DIELECTRIC		TOP, BOTTOM	0.280 MM		?																							
5X_DIELECTRIC		TOP, BOTTOM	0.350 MM		?																							
1.5X_DIELECTRIC		*	0.095 MM		?																							
2X_DIELECTRIC		*	0.126 MM		?																							
3X_DIELECTRIC		*	0.189 MM		?																							
4X_DIELECTRIC		*	0.252 MM		?																							
5X_DIELECTRIC		*	0.315 MM		?																							
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE		SPACING_RULE_SET																							
*		*	BGA		BGA_P1MM																							
MEM_CLK		*	BGA		BGA_P2MM																							
CLK_FSB		*	BGA		BGA_P2MM																							
CLK_LPC		*	BGA		BGA_P2MM																							
CLK_PCIE		*	BGA		BGA_P2MM																							
CLK_SLOW		*	BGA		BGA_P2MM																							
FSB_DSTB		FSB_DSTB	BGA		BGA_P3MM																							
NET_PHYSICAL_TYPE		AREA_TYPE	PHYSICAL_RULE_SET																									
MEM_40S		BGA	STANDARD																									
SYNC_MASTER=T27_MLB		SYNC_DATE=08/06/2009																										
PAGE TITLE		K6/K69 PCB Rule Definitions																										
		DRAWING NUMBER		SIZE																								
		051-8563		D																								
		REVISION		BRANCH																								
		A.13.0																										
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		SHEET																								
		109	OF 109																									
		80		OF 80																								