



PCB EH5AW LA-G521P LS-G521P 02
DAZ2CE00100



HDMI LOGO LOGO@
RO0000003HM



SMT EMC AG521 EH5AW
X4EAD5BOL01

Vinafix.com

Compal Confidential

EH5AW MB Schematic Document

LA-G521P

Rev: 1A

2018.03.09

ES2

UC1

S IC FJ8068404000016 QQU W0 1.6G BGA
QQU@
SA0000C1620

UC1

S IC FJ8068403999819 QQAT W0 1.8G BGA 1528
QQAT@
SA0000C1520

ES1

UC1

S IC FH8068403419526 QPHY D0 1.4G BGA
QPHY@
SA0000BX100

QS

UC1

S IC FJ8068404064702 QK9 W0 2.1G BGA
QK9@
SA0000C6R20

UC1

S IC FJ8068404064604 QQTG W0 1.6G BGA
QQTG@
SA0000C6Q20

UC1

S IC FJ8068404064403 QK6 W0 1.8G BGA
QK6@
SA0000C6P20

preMP

UC1

S IC FJ8068404064702 SRD1V W0 2.1G ABO!
8145@
SA0000C6R60

UC1

S IC FJ8068404064604 SREJQ W0 1.6G ABO!
8265@
SA0000C6Q60

UC1

S IC FJ8068404064405 SREJP W0 1.8G ABO!
8565@
SA0000C6P60

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Monday, July 23, 2018	Sheet 1 of 57

HDMI Conn.



page 29

DDI1

HDMI x 4 lanes

eDP



page 28

eDP

DDI

Intel Whiskey lake U

Whiskey lake U

Processor

Quad Core + GT2

Memory BUS

Dual Channel

1.2V DDR4 2133/2400

260pin DDR4-SO-DIMM X1



page 19

260pin DDR4-SO-DIMM X1



page 20

Nvidia N16S-GTR /
N17S-G0,G1,G2
with GDDR5 x2

page 21~27



PCIe 3.0 x 4
8GT/s
port 1-4

page 31

PCIe 3.0 x4
8GT/s
Port 9-12

Flexible IO
Base-U PCI 2.0
Premium-U PCI 3.0

NGFF
WLAN
support CNVi
USB2 port 10



PCIe 1.0
2.5GT/s
port 6

page 31

PCIe 1.0
2.5GT/s
port 5

LAN(GbE)
Realtek 8411B

page 30

SATA HDD
Conn.



page 33

SD conn.



RJ45 conn.



RTC CKT.

page 15

Power On/Off CKT.

page 38

DC/DC Interface CKT.

page 40

Power Circuit DC/DC

page 41~54

Fan Control

page 39

Sub Board

LS-G521
IO/B

page 35

Int.KBD



page 37

LPC/eSPI BUS

CLK=24MHz

ENE
KB9022

page 36

Touch Pad

PS2 (from EC) / I2C (from SOC)
USB2 port 5 (FP)



page 37

USBx8 48MHz

HD Audio

3.3V 24MHz

SPI

SPi ROM
12 M/page 9

USB 3.0
conn x1
USB3 port 1
USB2 port 1



page 35

USB 2.0
conn x2
USB2 port3,4
on Sub/B



page 35

CMOS
Camera
USB2 port 7



page 28

USB TypeC
conn x1
USB3 port 2,3
USB2 port2



page 34

Touch
Screen

9USB2 port 6
page 28

HDA Codec
ALC255

page 32

Int. Speaker

page 32



Int. DMIC on Camera

page 28

UAI on Sub/B

page 35

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Block Diagrams		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Tuesday, January 22, 2019	Sheet 2 of 57

EHS AW M/B LA-G521P

Vcc	3.3V +/- 5%						
Ra	100K +/- 1%						
Board ID	Rb	V _{BID} min	V _{BID} typ	V _{BID} max	EC AD3	PCB Revision	
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1 (EVT)	
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	0.2 (DVT)	
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	1.0 (PVT)	
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.A (MP)	
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A		
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45		
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54		
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64		

BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
Acer BYOC	BYOC@ / NBYOC@
CODEC	255@/256@
EC Mode Select	LPC@ / ESPI@
For Intel CMC	CMC@
LAN Mode Select	SWR@ / LDO@
EMI requirement	EMI@ / @EMI@
ESD requirement	ESD@ / @ESD@
RF requirement	@RF@
CPU Selection	U42@/U22@
DGPU Serial Select	N16X@/N17S@
TPM	TPM@
Finger Print	FP@/FPENC@/ETU@
Finger print power	FP3V@/FP5V@
UMA or dGPU	UMA@/VGA@

BOM Option Table	
Item	BOM Structure
MB Stage	EVT@/DVT@/PVT@/MP@
N16SGTR or N17SG1	N16SGTR@ / N17SG1@
G Sensor	GSEN@
For over 3 cell battery	3S@
BOM Select	X76@
VRAM BOM Select	X7604@ ~ X7609@
VPRO SKU	VPRO@
CPU Code	8145@ 8265@ 8565@


43 Level	Description	BOM Structure
431AD5BOL18	SMT MB AG521 EH5AW I38145U UMA HDMI	DAZE@8145@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/UMA@/MP@/X4E@/RTC@
431AD5BOL19	SMT MB AG521 EH5AW I58265U UMA HDMI	DAZE@8265@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/UMA@/MP@/X4E@/RTC@
431AD5BOL20	SMT MB AG521 EH5AW I78565U UMA HDMI	DAZE@8565@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/UMA@/MP@/X4E@/RTC@
431AD5BOL21	SMT MB AG521 EH5AW I38145U N16 HDMI	DAZE@8145@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N16X@/N16SGTR@/X7605@/MP@/X4E@/RTC@
431AD5BOL22	SMT MB AG521 EH5AW I58265U N16 HDMI	DAZE@8265@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N16X@/N16SGTR@/X7605@/MP@/X4E@/RTC@
431AD5BOL23	SMT MB AG521 EH5AW I78565U N16 HDMI	DAZE@8565@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N16X@/N16SGTR@/X7605@/MP@/X4E@/RTC@
431AD5BOL24	SMT MB AG521 EH5AW I38145U N17 HDMI	DAZE@8145@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N17S@/N17SGI@/N17X76@/MP@/X4E@/RTC@
431AD5BOL25	SMT MB AG521 EH5AW I58265U N17 HDMI	DAZE@8265@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N17S@/N17SGI@/N17X76@/MP@/X4E@/RTC@
431AD5BOL26	SMT MB AG521 EH5AW I78565U N17 HDMI	DAZE@8565@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N17S@/N17SGI@/N17X76@/MP@/X4E@/RTC@
431AD5BOL27	SMT MB AG521 EH5AW I38145U N16 V6 HDMI	DAZE@8145@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N16X@/N16SGTR@/X76793BOL03@/MP@/X4E@/RTC@
431AD5BOL28	SMT MB AG521 EH5AW I58265U N16 V6 HDMI	DAZE@8265@/CNVI@/CHG@/3S@/LPC@/CMC@/255@/BYOC@/LDO@/VGA@/N16X@/N16SGTR@/X76793BOL03@/MP@/X4E@/RTC@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Size	Document Number	Rev
				EH5AW M/B LA-G521P		
				Date:	Friday, August 17, 2018	Sheet 3 of 57


STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.05VALW_PRIM	+1.05V Always power rail	ON	ON	ON*1
+1.05V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.05VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VS_1.0VSDGPU	+1.05VS power rail for N16X/ +1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+3VS_1.8VSDGPU_AON	+3VS power rail for N16X/ +1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+3VS_1.8VSDGPU_MAIN	+3VS power rail for N16X/ +1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF

Note : *N1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.
 *ON2 power plane is ON when DGPU turn on



PWR Sequence_WHL-U_DDR4_Value_NON CS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Sequence	
Size	Document	Number	Rev	EH5AW M/B LA-G521P	
Date:	Friday, August 17, 2018	Sheet	6	of	57

#571021 CFL-U PDG R0.7 p.104



Table 5-13. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDP8_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm 45% resistor	
Port 2	DDP8_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm 45% resistor	
Port 3	DDP8_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm 45% resistor	No Connect
Port 4	DDP8_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm 45% resistor	



#571021 CFL-U PDG R0.7 p.39 PU 24.9ohm for eDP




#571021 CFL-U PDG R0.7 p.248 PU 1Kohm to VCCST



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6




#571021 CFL-U PDG R0.7 p.39 PU 24.9ohm for eDP



#571021 CFL-U PDG R0.7 p.248 PU 1Kohm to VCCST



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6




For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side. #575412 WHL-U PDG R0.8 Figure.13-6



#545659 PCH EDS1.51 P.131 SCI capability is available on all GPIOs, while NMI and SMI capability is available on only select GPIOs. Below are the PCH GPIOs that can be routed to generate SMI# or NMI: • GPP_B14 GPP_B20 GPP_B23 • GPP_C[23 : 22] • GPP_D[4 : 0] • GPP_E[8 : 0], GPP_E[16 : 13]




UC1



UC1



UC1



UC1



UC1



UC1



UC1



UC1




UC1



UC1



UC1




UC1



UC1





UC1






Security Classification				Compal Secret Data			
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	Compal Electronics, Inc.		
Size	Document	Number	Custom	Rev	1.0		
Date:	Thursday, July 12, 2018	Sheet	7	of	57		

Interleaved Memory



Security Classification		Compal Secret Data		Title	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	WHL-U(2/12)DDR4	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OR THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Number
				Customer	Rev
				EHSAW M/B LA-G521P	0.1
				Date: Thursday, July 12, 2018	Sheet 8 of 57



SML0ALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

eSPI or LPC

* 0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.

SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Confidentiality

* 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)
1 = Enable Intel ME Crypto (TLS) (with confidentiality).
Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




Security Classification		Compal Secret Data		Compal Electronics, Inc. WHL-U(3/12)SPI,ESPI,SMB,LPC	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number EHSAW M/B LA-G521P	
				Date: Thursday, July 12, 2018	Sheet 9 of 57

<32> HDA_SDINO		HDA_SDINO	
<32> HDA_BIT_CLK_R	RC271 1	2 33 0402 5%	HDA_BIT_CLK
<32> HDA_SDOUT_R	RC272 1	2 33 0402 5%	HDA_SDOUT
<32> HDA_SYNC_R	RC273 1	2 33 0402 5%	HDA_SYNC
<32> HDA_RST#	RC274 1	2 33 0402 5%	HDA_RST#

pull-up in manufacturing/debug environments ONLY.

*** TOP Swap Override**
0 = Disable TOP Swap mode.
1 = Enable TOP Swap Mode.

- Support 1.5V, 1.8V, and 3.3V modes.






	DGPU_PRSN
DIS,Optimus	0
UMA	1

Security Classification	Compal Secret Data		
Issued Date	2018/01/10	Declassified Date	2018/11/04




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

WHL-U(4/12)HDA.EMMC.SDIO.CNVL







Size	Document Number	Rev
Custom	<i>EH5AW M/B LA-G521P</i>	0.1
Date:	Thursday, July 12, 2018	Sheet 10 of 57



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	WHL-U(5/12)CLK GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EH5AW M/B LA-G521P	0.1
				Date:	Thursday, July 12, 2018	Sheet 11 of 57



Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
* EH5AW	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1



Functional Strap Definitions

GSPH1_MOSI / GPP_B18 (Internal Pull Down):
(Rising edge of PCH_PWROK)
No Reboot

* 0 = Disable No Reboot mode. --> AAX05 Use
1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GSPH1_MOSI / GPP_B22 (Internal Pull Down):
(Rising edge of PCH_PWROK)

Boot BIOS Strap Bit

* 0 = SPI Mode --> AAX05 Use
1 = LPC Mode


Security Classification				Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	WHL-U(6/12)GPIO					
Size	Document	Number		Customer	EH5AW M/B LA-G521P					Rev 0.1
Date:	Thursday, July 12, 2018	Sheet	12	of	57					


```


<38> PCIE_CTX_DRX_P5
<38> PCIE_CTX_DRX_N5



```

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	WHL-U(7/12)PCIE,USB,SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				EHSAWM/B LA-G521P	
Date:	Thursday, July 12, 2018	Sheet	13	of	57



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	WHL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EHS5AW M/B LA-G521P	0.1
				Date:	Thursday, July 12, 2018	ISheet







Trace Length < 25 mils



Processor Power Rails

Power Rail	Description	Control
V _{CC}	Processor Core Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCIOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/01/10		Deciphered Date		2018/11/04		Title			
								WHL-U(10/12)Power,SVID			
Size		Document		Number		Rev					
Customer								EH5AW M/B LA-G521P			
Date:		Thursday, July 12, 2018		Sheet		16		of 57			






Display Port Presence Strap

CFG4


1 : Disabled; No Physical Display Port at tached to E mbedded D splay Port
0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					WHL-U(12/12)RSVD		
					Size	Document Number	Rev
					Custom	EHS5AW M/B LA-G521P	0.1
					Date:	Thursday, July 12, 2018	Sheet 18 of 57


Date: Wednesday, August 15, 2018 Sheet 19 of 57




Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM1.257,259



Layout Note:
Place near JDIMM2.255




#575412 WHL-U PDG R0.7 Table 4-23
add 0.1uF




FOX AS0A821-H4SB-7H
CONN@
SP07001GA00

Standard Type
2-3A to 1 DIMMs/channel




Place near to SO-DIMM connector.




Layout Note:
Place near JDIMM1.258



Security Classification		Compal Secret Data		Title	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	DDR4 DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		EH5AW M/B LA-G521P		Rev	0.1
Date:	Thursday, July 12, 2018	Sheet	20 of 57		



VRAM Interface



DA-08329-001 V01 Table 5. Frame Buffer PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N16	N17	Location
GB2B-64, GB2C-64	0.1 μF	X7R	0402	2	4	Under GPU
	22 μF	X6S	0805	1	1	Near GPU
	Bead Type:					
	30 Ω (ESR=0.010 Ω)	0603	1	1		Near GPU

NV 15x DG-06803-V03
NV 16x DG-07158-V04

GPU Package	Rail	Capacitor Type		Footprint	Population	Location
GB2B-64	FBX_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μF	X7R	0402	2	Under GPU
		22 μF	X5R	0805	1	Near GPU
		Bead Type				
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU	



MX150 Decive ID : N17S-G1-A1 0x1D10

NV 16x DG-07158-V05

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 k Ω	1000	0000
10.0 k Ω	1001	0001
15.0 k Ω	1010	0010
20.0 k Ω	1011	0011
24.9 k Ω	1100	0100
30.1 k Ω	1101	0101
34.8 k Ω	1110	0110
45.3 k Ω	1111	0111

Compal Electronics, Inc.

Date:	Thursday, July 12, 2018	Sheet
-------	-------------------------	-------



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

NV 16x DG-07158-V05

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64 DDR3	0.1µF	X7R 0402	2	Under GPU
	1µF	X7R 0603	2	Under GPU
	4.7µF	X6S 0603	2	Under GPU
	10µF	X5R 0805	1	Near GPU
	22µF	X5R 0805	1	Near GPU

DA-08329-001_V02

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
FBVDD/Q Supply Rail for GDDR5				
GB2B-64, GB2C-64	0.1µF	X7R 0402	2	Under GPU
	1µF	X7R 0603	2	Under GPU
	4.7µF	X6S 0603	2	Under GPU
	10µF	X6S 0603	0	Under GPU
	10µF	X6S 0603	1	Near GPU
	22µF	X6S 0603W	1	Near GPU

NV 16x DG-07158-V05

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X5R 0805	1	Midway between GPU and Power Supply
	22µF	X5R 0805	1	Midway between GPU and Power Supply

NV 16x DG-07158-V05

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBVDDQ	FBVDDQ	FBVDDQ
GDDR5/BGA-170	1.35V or 1.50V	40.2Ω	40.2Ω	60.4Ω

NV 16x DG-07158-V05

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAIN	0.1µF	X6S 0402	2	Under GPU
GB4B-128		1µF	X5R 0603	1	Near GPU
GB3-256		4.7µF	X5R 0603	1	Near GPU
GB2B-64	3V3_AON	0.1µF	X6S 0402	1	Under GPU
GB4B-128		1µF	X5R 0603	1	Near GPU
GB3-256		4.7µF	X5R 0603	1	Near GPU

DA-08329-001_V01

Table 9. VDD AON and VDD_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population	Location
N16 3V3_MAIN (N17 VDD18) Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	2	Under GPU
	1.0µF	X5S 0603	1	Near GPU
	4.7µF	X5S 0603	1	Near GPU
N16 3V3_AON (N17 VDD_AON) Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	1	Under GPU
	1.0µF	X5S 0603	1	Near GPU
	4.7µF	X5S 0603	1	Near GPU

NV 16x DG-07158-V05


Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1µF	X7R 0402	1	Near GPU
4.7µF	X5R 0603	2	Near GPU

NV 16x DG-07158-V05

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1µF	X7R 0402	1	Under GPU
1.0µF	X5R 0603	1	Near GPU
4.7µF	X5R 0805	1	Near GPU




DA-08329-001_V02

Table 6. PEX Core and IO Supply Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population	Location
N16 PEX_IOVDD (N17 PEX_DVDD) Supply Rail				
GB2B-64, GB2C-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	0	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X6S 0805	0	Midway between GPU and Power Supply
	22µF	X6S 0805	0	Midway between GPU and Power Supply
N16 PEX_IOVDD (N17 PEX_HVDD) Supply Rail				
GB2B-64, GB2C-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X6S 0805LP	1	Midway between GPU and Power Supply
	22µF	X6S 0805LP	1	Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
PEX_PLLVDD Supply Rail				
GB2B-64	0.1µF	X7R 0402	1	Under GPU
	1.0µF	X5R 0603	1	Near GPU
	4.7µF	X5R 0805	1	Near GPU
PEX_SVDD_3V3 Supply Rail				
GB2B-64	4.7µF	X5R 0603	2	Near GPU
PEX_PLL_HVDD Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	1	Near GPU



Vinafix.com



NV 16x DG-07158-V05 Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 μ F X6S	0603	10	10	Under GPU
	1 μ F X6S	0402	4	4	Under GPU
	47 μ F X5R	0805	1	1	Near GPU
	22 μ F X5R	0805	1	1	Near GPU
	4.7 μ F X5R	0805	5	5	Near GPU
	330 μ F POS	7343	1	1	Near GPU ESR \leq 6 m Ω

DA-07750-000-V02

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	1.05V ⁴	3.3V Total	3.3V ⁴
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06			
	DDR3/L	21.0	1.4	2.4	2.3	0.80	0.06				
N165-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06			
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06			
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06			

Table 7. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	1.05V ⁴	3.3V Total	3.3V ⁴
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1				
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1				
N165-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1				
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1				
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1				

DA-07751-000-V02

Table 5. EDP-Continuous³

Product	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	1.05V ⁴	3.3V Total	3.3V ⁴
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR1	GDDR5 @ 2.0 GHz	18.5	—	2.0	—	4.2	0.8	0.06			
	GDDR5 @ 2.5 GHz	18.5	—	2.0	—	4.7	0.8	0.06			
	DDR3/L	19.0	1.4	1.4	2.4	2.3	0.8	0.06			

Table 6. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	1.05V ⁴	3.3V Total	3.3V ⁴
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR1	GDDR5 @ 2.0 GHz	30.0	—	2.9	—	6.8	2.1				
	GDDR5 @ 2.5 GHz	31.0	—	3.1	—	7.2	2.1				
	DDR3/L	28.5	2.6	2.3	4.1	3.9	2.1				

SP-08318-001_V03

Table 7. Output EDP-Continuous

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	30.0	2.0	3.4	0.1	0.3

Table 8. Output EDP-Peak

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
	—	1.35V ³	1.35V ³	1.0V ³
Product	(A)	(A)	(A)	(A)
N175-G1	60.1	3.2	6.6	0.2

DA-08329-001_V01

Table 3. NVVDD and NVVDS Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
NVVDD Supply Net					
GB2B-64, GB2C-64	4.7 μ F X6S	0603	10	8	Under GPU
	1 μ F X6S	0402	4	3	Under GPU
	47 μ F X5R	0805	1	-	Near GPU
	10 μ F X7R	0805	-	4	Near GPU
	22 μ F X5R	0805	1	3	Near GPU
	4.7 μ F X5R	0805	1	4	Near GPU
	330 μ F POS	7343	1	1	Near GPU
NVVDS Supply Net					
GB2C-64 Only	4.7 μ F X6S	0603	N/A	4	Under GPU
	1 μ F X6S	0402	N/A	2	Under GPU
	10 μ F X6S	0805	N/A	7	Near GPU
	22 μ F X6S	0805LP	N/A	1	Near GPU
	330 μ F POS	7343	N/A	1	Near GPU

VRAM GDDR5 chips


GDDR5 Mode H Mapping



X76 for N16X 2G VRAM




X76 for N17S 2G VRAM





	DATA Bus	
Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#

Channel 0 BOT SIDE



DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)

```
N16X  Cap  Q'ty
10U   x2
1U    x 8
0.1U  x 6
```



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2018/01/10	Deciphered Date		2018/11/04	Title				
						N16X Lower Rank0 6/9				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D MANAGEMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev		
						Customer	EHSAW M/B LA-G521P		0.1	
						Date:	Thursday, July 12, 2018	Sheet	26	of



VRAM GDDR5 chips GDDR5 Mode H Mapping



	DATA	Bus
Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	AB1#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		AB1#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#



vinafix.com









Channel 1 BOT SIDE













DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)

N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6






Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/01/10		Deciphered Date		2018/11/04		Title			
								eDP Connector			
								EH5AW M/B LA-G521P			
								Date: Thursday, July 12, 2018			
								Sheet 28 of 57			























Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.	
Size	Document Number	Rev		0.1	
Custom	EHS5AW M/B LA-G521P	Date: Wednesday, July 18, 2018		Sheet 29 of 57	

LAN-RTL8411B




From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5~2.8A
+3V_LAN Rising time must >0.5ms and <100ms



Wireless LAN

NGFF WL+BT (KEY E)

74	LDV	IGND	75
72	LDV	RESERVED/REFCLK1	76
70	UMN_Power_SRC/GPIOWakeUp	RESERVED/REFCLK1	77
68	UMN_Power_SML/CORECLK	Reserved/PT0n1	57
66	UMN_Power_PSRST1	Reserved/PT0n1	58
64	RESERVED		
62	ALERTn (IO0/0.3)	IGND	78
60	OCCLK (IO0/0.3)	Reserved/PT1n1	59
58	OCDATA (IO0/0.3)	Reserved/PT0n1	60
56	W_D0ABLE1n (IO0/0.3V)	IGND	57
54	Reserved/W_D0ABLE2n (IO0/0.3V)	REVALEQ (IO0/0.3V)	55
52	PERSTn (IO0/0.3V)	CORECLK (IO0/0.3V)	53
50	SUSCLK (IO0/0.3V)	IGND	51
48	CSCLK1 (IO0/0.1.8V)	REFCLK0	49
46	CSCLK2 (IO0/0.1.8V)	REFCLKP0	47
44	CSCLK3 (IO0/0.1.8V)	IGND	45
42	VENDOR_DEFINED	REFn0	46
40	VENDOR_DEFINED	REFn0	41
38	VENDOR_DEFINED	REFn0	39
36	UART1n (IO0/0.1.8V)	PTn0	37
34	UART1n (IO0/0.1.8V)	PTn0	35
32	UARTn (IO0/0.1.8V)	IGND	33
22	UART1n (IO0/0.1.8V)	SIGC_Reserved (IO0/0.1.8V)	23
20	UART1n (IO0/0.1.8V)	SIGC_Reserved (IO0/0.1.8V)	21
18	IGND	SIGC_DATA7n (IO0/0.1.8V)	19
16	UDATA2 (IGND)	SIGC_DATA7n (IO0/0.1.8V)	17
14	PCM_OUT/IOS_S_OUT (IO0/0.1.8V)	SIGC_DATA7n (IO0/0.1.8V)	15
12	PCM_IN/IOS_S_IN (IO0/0.1.8V)	SIGC_DATA7n (IO0/0.1.8V)	13
10	PCM_SYNC/IOS_WS (IO0/0.1.8V)	SIGC_DATA7n (IO0/0.1.8V)	11
8	PCM_CLK/IOS_SCK (IO0/0.1.8V)	SIGC_DATA7n (IO0/0.1.8V)	9
6	UDATA1 (IGND)	IGND	7
4	LDV	IGND_0	5
2	LDV	IGND_0	3
		IGND	




mSATA/SSD




PETp0/SATA-A+	49
PETn0/SATA-A-	47
GND	45
PERp0/SATA-B-	43
PERn0/SATA-B+	41

Table 35-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M.2 Key E (WLAN)/Key M(SSD)		
				Size	Document Number	Rev
				Custom	EH5AW MB LA-G521P	0.1
				Date:	Monday, July 23, 2018	Sheet 31 of 57



Digital MIC





Headphone Out



Vendor suggest:
At least one Ground short close to codec.

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HDD Audio Codec ALC255/ALC256 Colay		
					Size	Document Number	Rev
					Custom	EHS5AW M/B LA-G521P	0.1
					Date:	Thursday, July 12, 2018	Sheet

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	HDD/ HDD Re-Driver	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EH5AW M/B LA-G521P	0.1
				Date:	Thursday, July 12, 2018	Sheet 33 of 57

0.22U_0402_25V6K



EC_TYPEC_EN	S0	S3	S5
AC Mode (Adapter In)	On	On	Off
DC Mode (Battery Only)	On	On ¹	Off

Note : 2017 BIOS SPEC define DC mode 30% stop charge






for ESD test

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR BY DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom	Document Number	Rev
				E59AW M/B LA-6521P	0.1
			Date:	07/12/2018	Sheet 34 of 57

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




USB3.0 (Port 1)



Rerserve PU, vendor suggest to EC control
if future need support SDP2


USB Host Charger Truth Table

CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Note
0	0	1	0	1	SDP1-OFF	ILIM_H	Port power off
1	0	1	0	1	SDP1	ILIM_H	Data Lines Connected
1	0	1	1	1	DCP Auto	ILIM_H	Data Lines Disconnected
1	1	1	1	1	CDP	ILIM_H	Data Lines Connected





vendor recommend

reserve VIN & VOUT 1206 for
QFN current measure




IO/B (USBx2, Card reader, LED)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
				USB3 Conn/IOB	
				Size	Rev
				Customer	0.1
				EH5AW M/B LA-G521P	
				Date:	Thursday, July 12, 2018
				Sheet	35 of 57


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



KB Conn.




TP/B Conn.




PIN	ETU801	SA464K-2200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7		NC
8		NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB & TP & TPM & FP		
				Size	Document Number	Rev
				Custom	EH5AW M/B LA-G521P	0.1
Date:		Thursday, July 12, 2018		Sheet 37 of 57		





SA00008K800, S IC APX8132AI-TRG SOT-23 3P HALL SENSOR

reserve RTS5227 for VPRO




Close to Pin 11

Close to Pin 27




pin28:
If GPIO NO use for LED function and
GPIO must pull high




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/01/10	Deciphered Date		2018/11/04		Title
						LID/RTS5227	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	0.1
				Cust	EH5AW M/B LA-G521P		
				Date:	Thursday, July 12, 2018	Sheet	38 of 57


FAN1 Conn




Screw Hole



Reset Circuit





Reset Button





Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2018/01/10	Deciphered Date		2018/11/04					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title				
						FAN & Screw Hole & Reset				
						Size	Document Number			
Customer	EH5AW M/B LA-G521P									
Date:		Thursday, July 12, 2018		Sheet 39 of 57						


DC Interface






For Power ON/Off Sequence



+3VS to +3VSDGPU_AON for GPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface		
				Size	Document Number	Rev
				EH5AW M/B LA-5521P		
Date: Thursday, July 12, 2018				Sheet	40	of 57





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Customer	
				EH5AW M/B LA-G521P	
				Date:	Thursday, July 12, 2018
				Sheet	41 of 57

2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1




2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.




2016/11/16 update

For KB9022 sense 20mΩ	Active	Recovery
45W PR206 10K ohm	58.5W, 0.61V	Active=recovery
65W PR206 19.1K ohm	84.5W, 0.61V	Active=recovery
90W PR206 30.1K ohm	117W, 0.61V	Active=recovery
PH1	2V	1V

PH1 under CPU botten side :
CPU thermal protection at 89 +-3 degree C
Recovery at 56 +-3 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR-BATTERY CONN/OTP	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	EH5AW M/B LA-G521P Rev 0.1
				Date:	Thursday, July 12, 2018 Sheet 42 of 57




Module model information

RT6575D_DMOS_single_V1.mdd
RT6575D_DMOS_dual_V1.mdd


H/S Rds(on):typ:12.4mOhm, max:15.8mOhm
Idsm(TA=25)=13A, Idsm(TA=70)=7.8A
Ploss=0.42W

L/S Rds(on):typ:9.1mOhm, max:11.6mOhm
Idsm(TA=25)=15A, Idsm(TA=70)=9A
Ploss=0.14W

CHOKE:4.7uH, DCR 35mOhm
Ploss=1.77W






Security Classification		Compal Secret Data		Title	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	PWR-3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Cust	EH5AW M/B LA-G521P
				Date	Thursday, July 12, 2018
				Sheet	44 of 57




Current limit = 4.7A(min)

0.4%




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				EH5AW M/B LA-G521P
				Rev
				0.1
				Date: Thursday, July 12, 2018
				Sheet 47 of 57

Module model information
 RT3602AE_U22_RU42_colay_V1A.mdd for IC portion
 RT3602AE_U22_RU42_colay_V1B.mdd for SW portion



EN pin don't floating
If have pull down resistor at HW side, pls delete PR2

Table 6. EDP-Continuous ³

		GPU Core	GPU FBIO		FB Total ^{1, 5}		1.05V Total ²	3.3V Total
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	3.3V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GXR	GDDR5	35.4	—	2.4	—	4.9	2.6	0.40

Table 7. EDP-Peak ³

		GPU Core	GPU FBIO		FB Total ^{1, 5}		1.05V Total ²
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1
N16S-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1
N16S-GXR	GDDR5	54.0	—	4.6	—	9.5	2.9


Table 7. Output EDP-Continuous

	NVDD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product	—	1.35V ³	1.35V ¹	1.0V ³
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

R1, R2, R3, R4, R5, C are
based on VGA type to set.



PWM-VID Specification

		Config B
Vmin	V	0.6
Vmax	V	1.2
Vboot	V	0.9
Voltage Step Vstep	mV	6.25
Number of Voltage Levels N	level	96
PWM Frequency F_{PWM}	MHz	1.125
PWM Minimum Pulse Width T_{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	K Ω	20
R2 (1%)	K Ω	20
R3 (1%)	K Ω	2
R4 (1%)	K Ω	18
R5 (1%)	K Ω	0
C	nF	2.7

N17x DG-07875-001_v08.pdf:

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F_{PWM}	kHz	675
PWM Minimum Pulse Width T_{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	K Ω	6.19
R2 (1%)	K Ω	20.5
R3 (1%)	K Ω	4.32
R4 (1%)	K Ω	16.5
R5 (1%)	K Ω	0.309
C	nF	4.7

Table 6. EDP-Continuous ³

Products	VRAM Type	GPU Core
		(A)
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak ³

		GPU Core
		—
Products	VRAM Type	(A)
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0

Table 7. Output EDP-Continuous

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
Product	(A)	(A)	(A)	(A)	(A)
N17S-G1	29.7	2.0	3.4	0.3	0.3
N17S-L1	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product	—	1.35V ³	1.35V ³	1.0V ³
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	Power Train		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				EHSAW M/B LA-G521P			0.1
				Date:	Thursday, July 12, 2018	Sheet	53 of 57

