


DIS (14" / 15" / 17") Chocolate Intel SKYLAKE ULT Platform Block Diagram

PCB 10L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : SGND1
LAYER 7 : IN3
LAYER 8 : IN4
LAYER 9 : SGND2
LAYER 10 : BOT




HDMI


DDPB_CTRLDATA/ GPP_E19
Display Port B Detected
This signal has a weak internal pull-down.
0 = Port B is not detected.
1 = Port B is detected.

This signal has a weak internal pull-down.
0 = Port C and D is not detected.
1 = Port C and D is detected.

DB De1 R98, R110



Reserve EDP_HPD opposites circuit!




Close to EC





Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL
470 OHM IS FOR I/P

PLACE NEAR CPU




SkyLake ULT Processor (DDR3L)





PCH Pull-high/low(CLG)



+3V	2,10,11,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,43,44
+1.0V	2,6,16,32,35,40
+3V5	10,15,16,32,34,35,37,39,40,43,46
+5V5	30,32,33,37,38,39,40,41,42,43,44,45,46
+3V_RTC	13,15,32
+VCCSTPLL	2,5,6,9,40,41
+3V_DEEP_SUS	10,11,12,14,15,16,18


For DS3 Sequence

For DS3 -->Ra
Non-DS3 -->Rb




PLTRST#(CLG)


Check Q2010 Rise/Fall time less than 100ns




System PWR_OK(CLG)




1216 Change R409 and R394 from +VCCSTPLL or +1.0V co-layout.



R10479 close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"




1110 Add Circuit for +1.0V Power Good




100- ±1%
pull-up to VCC
near processor.

Layout note: need routing together and ALERT need between CLK and DATA.

CLOSE TO CPU
PLACE THE PU RESISTORS




PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE




CLOSE TO CPU
PLACE THE PU RESISTORS





Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed








Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed






The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	




Functional Strap Definitions

DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH: LPC SELECTED FOR SYSTEM FLASH
WEAK-INTERNAL PD




No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.


+3V 2,4,10,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,43,44
+3V_DEEP_SUS 4,10,12,14,15,16,18





No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.






No Boot:
The signal has a weak internal pull-down.
0 = LPC Is selected for EC.
1 = eSPI Is selected for EC.




PROJECT : X1B-10L
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SKYPAKE 15/20(HDA)	1A
Date: Tuesday, May 05, 2015	Sheet 11 of 49	








Skylake U	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	00 Non 3D SKU 01 3D SKU	00 1.1 01 2.0	00 Single Rank (X1B) 01 Dual Rank (X1B) 10 Meso-AMD (X1A) 11 Reserve	00 14" 01 15" 10 17" 11 Reserve	0 : UMA 1 : DIS









M_B_DQ[63:0] 3

1006_Change group1 and group2 and DQ pins

+3V 2,4,10,11,12,13,14,15,16,17,20,27,28,29,30,31,32,33,34,35,41,43,44
 +1.35VSUS 3,6,17,38,40,46
 +3V_DEEP_SUS 4,10,11,12,14,15,16
 +0.65V_DDR_VTT 17,38
 +SMDDR_VREF_DIMM 17




Local Thermal Sensor





Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector










VREF DQ1 M1 Solution







**PEX_PLL_HVDD +
PEX_SVDD_3V3 = 143mA**



Power up sequence



Power down sequence




FBA_ODT_L FBA_CMD0 R540 10K/F 4
 FBA_ODT_H FBA_CMD3 R238 10K/F 4
 FBA_RST# FBA_CMD16 R258 10K/F 4
 FBA_CKE_L FBA_CMD19 R275 10K/F 4
 FBA_CKE_H FBA_CMD20 R549 10K/F 4

23,24 FBA_CMD0 C27 FBA_CMD0
 24 FBA_CMD1 C26 FBA_CMD1
 23 FBA_CMD2 E24 FBA_CMD2
 23,24 FBA_CMD3 F24 FBA_CMD3
 23,24,25,26 FBA_CMD4 D26 FBA_CMD4
 23,24,25,26 FBA_CMD5 F25 FBA_CMD5
 23,24,25,26 FBA_CMD6 F26 FBA_CMD6
 23,24,25,26 FBA_CMD7 F23 FBA_CMD7
 23,24,25,26 FBA_CMD8 G22 FBA_CMD8
 23,24,25,26 FBA_CMD9 G23 FBA_CMD9
 23,24,25,26 FBA_CMD10 G24 FBA_CMD10
 23,24,25,26 FBA_CMD11 F27 FBA_CMD11
 23,24,25,26 FBA_CMD12 G25 FBA_CMD12
 23,24,25,26 FBA_CMD13 G27 FBA_CMD13
 23,24,25,26 FBA_CMD14 G26 FBA_CMD14
 23,24,25,26 FBA_CMD15 M24 FBA_CMD15
 25,26 FBA_CMD16 M23 FBA_CMD16
 26 FBA_CMD17 K24 FBA_CMD17
 25 FBA_CMD18 K23 FBA_CMD18
 25,26 FBA_CMD19 M27 FBA_CMD19
 23,24,25,26 FBA_CMD20 M26 FBA_CMD20
 23,24,25,26 FBA_CMD21 M25 FBA_CMD21
 23,24,25,26 FBA_CMD22 K26 FBA_CMD22
 23,24,25,26 FBA_CMD23 K22 FBA_CMD23
 23,24,25,26 FBA_CMD24 J23 FBA_CMD24
 23,24,25,26 FBA_CMD25 J25 FBA_CMD25
 23,24,25,26 FBA_CMD26 J24 FBA_CMD26
 23,25 FBA_CMD27 K27 FBA_CMD27
 23,24,25,26 FBA_CMD28 K25 FBA_CMD28
 23,24,25,26 FBA_CMD29 J27 FBA_CMD29
 24,26 FBA_CMD30 J26 FBA_CMD30
 FBA_CMD31

+1.35V_GFX
 R153 *60.4 4 F22 FBA_DEBUG0
 R151 *60.4 4 J22 FBA_DEBUG1

FB_DLLAVDD = 15mA
 FB_PLLAVDD = 55mA



NC	GF119
FB_CLAMP	GF117

FB_PLLAVDD	GF119
FB_PLLAVDD	GF117

2/14 FBA
 FBA_D0 F18 VMA_DQ0
 FBA_D1 F16 VMA_DQ1
 FBA_D2 F17 VMA_DQ2
 FBA_D3 F14 VMA_DQ3
 FBA_D4 D20 VMA_DQ4
 FBA_D5 D21 VMA_DQ5
 FBA_D6 F20 VMA_DQ6
 FBA_D7 E21 VMA_DQ7
 FBA_D8 E15 VMA_DQ8
 FBA_D9 D15 VMA_DQ9
 FBA_D10 F13 VMA_DQ10
 FBA_D11 F13 VMA_DQ11
 FBA_D12 C13 VMA_DQ12
 FBA_D13 B13 VMA_DQ13
 FBA_D14 E13 VMA_DQ14
 FBA_D15 D13 VMA_DQ15
 FBA_D16 B15 VMA_DQ16
 FBA_D17 C16 VMA_DQ17
 FBA_D18 A13 VMA_DQ18
 FBA_D19 A15 VMA_DQ19
 FBA_D20 B18 VMA_DQ20
 FBA_D21 A18 VMA_DQ21
 FBA_D22 A19 VMA_DQ22
 FBA_D23 C19 VMA_DQ23
 FBA_D24 B24 VMA_DQ24
 FBA_D25 C23 VMA_DQ25
 FBA_D26 A25 VMA_DQ26
 FBA_D27 A24 VMA_DQ27
 FBA_D28 A21 VMA_DQ28
 FBA_D29 B21 VMA_DQ29
 FBA_D30 C20 VMA_DQ30
 FBA_D31 C21 VMA_DQ31
 FBA_D32 R22 VMA_DQ32
 FBA_D33 R24 VMA_DQ33
 FBA_D34 T22 VMA_DQ34
 FBA_D35 R23 VMA_DQ35
 FBA_D36 N25 VMA_DQ36
 FBA_D37 N26 VMA_DQ37
 FBA_D38 N23 VMA_DQ38
 FBA_D39 N24 VMA_DQ39
 FBA_D40 V23 VMA_DQ40
 FBA_D41 V22 VMA_DQ41
 FBA_D42 T23 VMA_DQ42
 FBA_D43 U22 VMA_DQ43
 FBA_D44 Y24 VMA_DQ44
 FBA_D45 AA24 VMA_DQ45
 FBA_D46 Y22 VMA_DQ46
 FBA_D47 AA23 VMA_DQ47
 FBA_D48 AD27 VMA_DQ48
 FBA_D49 AB25 VMA_DQ49
 FBA_D50 AD26 VMA_DQ50
 FBA_D51 AC25 VMA_DQ51
 FBA_D52 AA27 VMA_DQ52
 FBA_D53 AA26 VMA_DQ53
 FBA_D54 W26 VMA_DQ54
 FBA_D55 Y26 VMA_DQ55
 FBA_D56 R26 VMA_DQ56
 FBA_D57 T25 VMA_DQ57
 FBA_D58 N27 VMA_DQ58
 FBA_D59 R27 VMA_DQ59
 FBA_D60 V26 VMA_DQ60
 FBA_D61 V27 VMA_DQ61
 FBA_D62 W27 VMA_DQ62
 FBA_D63 W25 VMA_DQ63

FBA_DQM0 D19 VMA_DM0
 FBA_DQM1 D14 VMA_DM1
 FBA_DQM2 C17 VMA_DM2
 FBA_DQM3 C22 VMA_DM3
 FBA_DQM4 P24 VMA_DM4
 FBA_DQM5 W24 VMA_DM5
 FBA_DQM6 AA25 VMA_DM6
 FBA_DQM7 U25 VMA_DM7

FBA_DQS_WP0 E19 VMA_WDQ0
 FBA_DQS_WP1 C15 VMA_WDQ1
 FBA_DQS_WP2 B16 VMA_WDQ2
 FBA_DQS_WP3 B22 VMA_WDQ3
 FBA_DQS_WP4 R25 VMA_WDQ4
 FBA_DQS_WP5 W23 VMA_WDQ5
 FBA_DQS_WP6 AB26 VMA_WDQ6
 FBA_DQS_WP7 T26 VMA_WDQ7



FBA_DQS_RN0 F19 VMA_RDQ0
 FBA_DQS_RN1 C14 VMA_RDQ1
 FBA_DQS_RN2 A16 VMA_RDQ2
 FBA_DQS_RN3 A22 VMA_RDQ3
 FBA_DQS_RN4 P25 VMA_RDQ4
 FBA_DQS_RN5 W22 VMA_RDQ5
 FBA_DQS_RN6 AB27 VMA_RDQ6
 FBA_DQS_RN7 T27 VMA_RDQ7

FBA_WCK0 D18 FBA_WCK0
 FBA_WCK1 C18 FBA_WCK1
 FBA_WCK2 D17 FBA_WCK2
 FBA_WCK3 D16 FBA_WCK3
 FBA_WCK4 T24 FBA_WCK4
 FBA_WCK5 U24 FBA_WCK5
 FBA_WCK6 V24 FBA_WCK6
 FBA_WCK7 V25 FBA_WCK7

FB_VREF_PROBE LH
 COMMON



VMA_DQ[63:0] VMA_DQ[63:0] 23,24,25,26






FBVDDQ + FBVDD = 3.116A



+3V 2,4,10,11,12,13,14,15,16,17,18,27,28,29,30,31,32,33,34,35,41,43,44
 +1.05V_GFX 19,21,46
 +1.35V_GFX 21,23,24,25,26,45

For support GC6 2.0






PLLVD = 38mA Add L15 (0402) for co-layer




SP_PLLVD = 17mA




VID_PLLVD = 41mA




DB change Use Cystal CLK




1027 Change +3V to +3V_AON




DB change Use Cystal CLK





+3V_GFX	19,22,44,46
+3V_AON	19,22,32,46
+1.05V_GFX	19,20,46
+1.35V_GFX	20,23,24,25,26,45



Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111




GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D_VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding



Rank0


HYU 256Mx16, H5TC4G63CFR-N0C
MTC 256Mx16, MT41J256M16BA-093G:E
SAM 256Mx16, K4W4G1646E-BC1A

QBC PN : AKD5P2DTW02---TOP B/S PN : AKD5P2DTW01
QBC PN : AKD5P2STL01---TOP B/S PN : AKD5P2STL00
QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



Rank1


HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZTL01---TOP B/S PN : AKD5PZTL00
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



```

QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01
E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500


```




FOR EMI Request

Rank1

HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500




EDDID EEPROM
VCC





DP2LVDS VCC

HPD

<=100ms



L10: need use CV-4709MN00 for Vendor suggestion



SWR MODE	LDO MODE
Stuff L9	Stuff R39






PROJECT : X1B-10L
Quanta Computer Inc.

Size Custom Document Number **RTD2136** Rev 1A



Date: Tuesday, May 05, 2015 Sheet 27 of 49















LID Switch




1106 change HDMI sign
connection for layout





HDMI SMBus Isolation






**LVDS Conn.**

28






KEYBOARD Con.



TPM (2.0)


Address

	BADD
HIGH	4EH/4F (default)




Accelerometer Sensor


G-Sensor Power need check



Touch screen






Green CLK Circuitry




Support Wake Function(Reserve)





15" SATA ODD







+VIN 28,31,33,34,36,37,39,41,42,43,44,45,46
 +5VS5 4,30,32,33,37,39,40,41,42,43,44,45,46
 +1.35VSUS 3,6,17,18,40,46
 +0.65V_DDR_VTT 17,18





+VIN	28,31,33,34,36,37,38,41,42,43,44,45,46
+3VS5	4,10,15,16,32,34,35,37,40,43,46
+5VS5	4,30,32,33,37,38,40,41,42,43,44,45,46
+1.0V_DEEP_SUS	9,13,15,16,40
+1.8V_DEEP_SUS	9,15





CPU CORE
TDC: 25A
EDP: 40A

VCCGT
TDC: 22A
EDP: 45A


For Acoustic


Place close to
GT1 Inductor


program IccMax_2ph




place close to
VCORE MOSFET

place close to
GT MOSFET



 NB5	<div>PROJECT : X1B-10L</div> <div>Quanta Computer Inc.</div>		
	Size Custom	Document Number CPU VR IC (NCP81206)	Rev 1A
	Date: Tuesday, May 05, 2015		
	Sheet 41 of 49		









+3V 2,4,10,11,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,44
 +5V 28,29,30,31,32,33,34
 +VIN 28,31,33,34,36,37,38,39,41,42,44,45,46
 +3V_S5 4,10,15,16,32,34,35,37,39,40,46
 +5V_S5 4,30,32,33,37,38,39,40,41,42,44,45,46
 +3V_SUS 31,33
 +5V_CAM 33
 +3VLANVCC 30,32







PROJECT : X1B-10L
Quanta Computer Inc.

Size	Document Number	Rev
	INTEL POWER UP SEQUENCE	1A
Date:	Tuesday, May 05, 2015	Sheet 47 of 49

