





TA7 BLOCK DIAGRAM


Merom / Crestline / ICH8-M












Populate ITP700Flex for bringup




CPU(Power)





<REV.NO. 0.5/REF.NO.19343>
 Ivcc Max 52A
 Ivccp Max 6A(VCCP supply before Vcc stable)
 Max 2A(VCCP supply after Vcc stable)
 Ivcca Max 130mA





Layout Note: Route VCCSENSE and VSSSENSE traces at 27.4ohms and length matched to within 25 mil. Place PU and PD within 2 inch of CPU.











GMCH 1.05V	current(A)	Remark
VCC Core	1.573	{ 1.3A for external GFX }
VCC_AGX	7.7	for integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	








Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port













DDR2 Thermal Sensor SO-DIMM 0 & 1




Uninstall







A is required to route to Top SoDIMM for AMT to function. This will need to change for M08
















remove R241 for S3 leakage current
Mika 2007/02/26




If no use internal LAN MAC connect LAN_RST# to PLTRST#
Use internal LAN MAC connect LAN_RST# to RSMRST# should go high no sooner than 10 ms after both VccLAN3_3 and VccLAN1_5 have reached their nominal voltages.




Board ID	ID3	ID2	ID1	ID0
Default	1	1	1	1
RSV	0	0	0	1
RSV	0	0	1	0
RSV	0	0	1	1
RSV	0	1	0	0








POWER
+PCIE_VDDR=1.2V
+VDD_MEM1.8V=1.8V
+VGA_CORE=1.0~1.1V - M62S,M71S
0.95~1.1V - M72S





Index	Label	Value
T32	AB3	DVPDATA_7
T31	AC1	DVPDATA_8
T28	AC2	DVPDATA_9
T133	AD1	DVPDATA_10
T132	AD2	DVPDATA_11
T134	AD3	DVPDATA_12
T126	AE3	DVPDATA_13
T22	AG3	DVPDATA_14
T18	AH3	DVPDATA_15
T127	AG1	DVPDATA_16
T121	AH2	DVPDATA_17
T123	AH1	DVPDATA_18
T113	AI3	DVPDATA_19
T112	AJ1	DVPDATA_20
T122	AJ2	DVPDATA_21
T114	AK2	DVPDATA_22
T109	AK3	DVPDATA_23

EXT_LVDS_BLON	T5	GPIO_7_BLON
GPIO8	T7	GPIO_8_ROMSO
GPIO9	T8	GPIO_9_ROMSI
GPIO10	R1	GPIO_10_ROMSCK
GPIO11	R2	



E LINK USING TXCA,TX0:2
 0:5
 SINGLE LINK ONLY USING
 E LINKS USING TXCA,TX0:2
 USING TXCA,TX0:5






2.5V (280mA)- M62S,M71S
3.3V and provide 1.8V option (250mA)- M72S
(S380,D435mA) LVDDR+TXVDDR
(Single170,Dual 270mA) LVDDC+TXVDDR


TXVDDR L23
NA- M62S,M71S
1.8V(70mA)- M72S

2.5V(20mA)- M62S,M71S
1.8V(20mA)- M72S






remove L23
for normal work
Mika 2006/11/30







GPIO_[13:12] is used to select the memory aperture size.
GPIO_[13:12] = 00: 128M memory aperture, same as ROM strap
GPIO_[13:12] = 01: 256M memory aperture, same as ROM strap
GPIO_[13:12] = 10: 64M memory aperture, same as ROM strap
GPIO_[13:12] = 11: reserved, same as ROM strap




CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	
			0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE M62S,M71S	M72S
BIF_MSI_DIS	VID1	MESSAGE SIGNAL INTERRUPT ENABLED	0	0
BIF_64BAR_EN_A	VID5	64 BIT BARS DISABLED	0	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1	1
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS NOT MUXED OUT	0	0
PLL_IBIAS_RD_1:0	GPIO[6:5]	BIAS CURRENT FOR PCIE PHY PLL	X X	X X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
	GPIO8	Reserved		
	GPIO[2:3]	Reserved		
	H2SYNC, V2SYNC, GENERICC	Reserved		




DDR3 BGA MEMORY






External V_{GA} with @EV part,
Internal V_{GA} with @IV part.


UMA & Discrete setting	LVDS	Discrete	UMA
RN7	NC	0	
RN10	NC	0	
RN9	NC	0	
RN8	NC	0	
RN12	0	NC	
RN15	0	NC	
RN14	0	NC	
RN13	0	NC	






LCD CONNECTOR & S/W CON.





PANEL VCC CONTROL





BACKLIGHT CONTROL






CRT PORT



PLACE CLOSE TO CONNECT

CRT Discrete / UMA
 R130 75R 150R
 R131 75R 150R
 R129 75R 150R
 Termination Resistor




SEL	FUNCTION(COM)
LOW	IN_x0
HIGH	IN_x1
























































































LAN



JCLK Pin	0MHz
Power down	5MHz
10Mbps	50MHz
100Mbps	62.5MHz
1000Mbps	

Layout Note:
Place series resistor close to LAN controller.




Layout Note:
Place the resistors less than 1" from LAN controller.






Energy Detect circuitry




16Mbit (2M Byte), SPI iAMT


Layout Note:
Place R471,R498,R534 within 500 mils from SPI
Flash.Place R567 within 500mils from R534;
R520 within 500mils from R498 and R570 within
500mils from R471.



change RICO R5C843 to TI 7412 for customer request
Mika 2006/11/30





change RICO R5C843 to TI 7412 for customer request
Mika 2006/11/30








add C910 C911 for CLK
add R782 R783 R784 R785 for DATA
that suggestion is from EMI
Mika 2007/02/14

4 IN1 CARD READER






AUDIO AMPLIFIER






GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

remove Q37 Q38 R438 R446 U45
add R448 R705 R780
change R437 R441 to 0ohm
change C551 C564 C569 C570 to 1u
solve audio bo sound Mika 2007/02/14


Headphone out



L50 L52 P/N change to 0_0603(CS00003F916)
MIKA 2007/01/04




To Cable Dock





```
change +3.3V_WLAN to +3.3V
del R477 R473
Q41 Q19 change +3.3V_LAN to +3.3V_SUS
Mika 2007/02/26
```

MiniCard WLAN connector 1




```
del R491 R486 Q39 Q40
and directly connect both signal
Mika 2007/02/26
```


```
add R786 R787 for select power
Mika 2007/02/26
```



MiniCard WWAN connector 2







add R771 R772
for Debug card used
Mika 2006/11/30



```
del R542 R538 Q42 Q43
and directly connect both signal
Mika 2007/02/26
```

```
add R788 R789 for select power
add C915 for WWAN3VAUX
Mika 2007/02/26
```







MASTER

LBAY ID STATUS

LEFT BAYID1	LEFT BAYID0	STATUS
0	0	Reserve
0	1	ODD
1	0	Reserve
1	1	Reserve







BAY POWER CONTROL




SATA CONNECTOR

change SATA connector
for M1 ME request
Mika 2006/11/30






CPU FAN




Second FAN for Discrete VGA




change FAN type from
Analog to PWM
Mika 2006/12/26


FINGER PRINT CONN




KEYBOARD




TOUCHPAD CONN




SIO




Digitizer board CON.







BLUETOOTH CONNECTOR



TPM Connector






LED INDIATOR



CABLE DOCK

DOCK_ID1# & DOCK_ID2# don't use on Cable docking




CRT Discrete / UMA




R483 75R 150R

R479 75R 150R


R474 75R 150R

Termination Resistor









Mini PCI-E Card Screw




TPM module Screw



add C912 C913 C914
from C.S suggestion
Mika 2007/02/26





Maximum current: 18.87A
OCP: 20A


C-Test


C-Test

C-Test

If OCP=20A <-----Electrical load
Vin=19V ; Vo=1.8V ; Fsw=300K
Inductor ripple current=(Vin-Vo)*D/(L*Fsw)=3.6A
Vth(phase-ground)=Io*Rds(on)=(20-3.6/2)*(4.8mOhm/2)=43.6mV
V(ILIM)=10*Vth=0.436V

If PR123=10.7K ; VREF=2V/50uA
PR121=PR123*[VREF-V(ILIM)]/V(ILIM)=10.7K*(2-0.436)/0.436~38.3K






1.5V
2.86A

$$V_{out} = 0.8(1 + R1/R2) =$$




$$0.8(1 + 17.8K/20K) =$$

$$1.512V$$



3.3V
1.94A

For Discrete M71S Model Only



PROJECT : TA7
Quanta Computer Inc.

Size	Document Number	Rev
	+2.5V/3VS5/5VS5	1A
Date:	Friday, March 02, 2007	Sheet 48 of 49

Maximum Current: 15A
OCP: 20A

