

CONTENT	SHEET
Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals/ Power/ GND	3-5
Intel Eaglelake - FSB, PCIE, DMI, VGA, MSIC	6
Intel Eaglelake - Memory DDR2	7
Intel Eaglelake - Power / GND	8-9
ICH9/10 - PCI, USB, DMI, PCIE	10
ICH9/10 - Host, DMI, SATA, Audio, SPI, RTC, MSIC	11
ICH9/10 - Power, GND	12
DDR2 Chanel-A / Chanel-B	13-14
Clock Gen ICS9LPRS110	15
Super I/O Fintek F71882	16
SATA / e-SATA / FAN Control	17
LAN Realtek RTL8111C(PCIE)	18
Audio Codec RTL888T/888	19
PCIE x16, x1	20
PCIEx8/Pericom switch	21
PCI Slot 1 & 2	22
1394 Controller - JMB381	23
JMB-363 e-SATA X2/ IDE X1	24
Marvell 88SE6111 PCIE to IDE/ SATA(1SATA)	25
USB Connectors	26
System Power/ACPI Controller UPI	27
UP6203 DDR2 / NB-Core Switching Power	28
VRD 11.1 - ( 5Phases)	29
ATX Power-Con. / F_Panel	30
Manual & Option Parts	31
POWER METER FOR VCCP	32
Reset & PWROK map GPIO Setting & PCI Routing / Revision History	33 -37

# MS-7512

## ATX Version: 1.1

**CPU:** Intel Pentium 4, Pentium D, Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

### System Chipset:

Intel Eaglelake - G/P (G, P3North Bridge)  
Intel ICH9/10 (South Bridge)

### On Board Device:

CLOCK Gen -- ICS 9LPRS113  
LPC Super I/O -- Fintek F71882F  
LAN -- Realtek 8111C (PCIE)  
HD Audio Codec -- RTL888/888T  
1394 Controller -- JMB381  
PCIE to PATA/SATA Bridge -- JMB-363 e-SATA X2/ IDE X1  
PCIE to PATA/SATA Bridge -- Marvell 88SE6111 SATA X1

### Main Memory:

Dual-channel DDR-II \* 4


### Expansion Slots:

PCI EXPRESS X16 SLOT \*1  
PCI EXPRESS X8 SLOT \*1  
PCI EXPRESS X1 SLOT \* 2  
PCI SLOT \* 2

Alternative


**PWM:** ISL6336+Dr.Mos

# Block Diagram




## Board Stack-up

(1080 Prepreg Considerations)





Single End 50ohm Top/Bottom : 4mils  
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15  
 SATA - 95ohm : 15/4/8/4/15  
 LAN - 100ohm : 15/4/8/4/15  
 PCIE - 95ohm : 15/4/8/4/15  
 IEEE1394 - 110ohm : 15/4/9/4/15  
 IDE : 15/4/8/4/15


### CPU SIGNAL BLOCK




**PULL HIGH PULL DOWN**



PM\_SLP\_N/H\_TESTHI1  
Demo schematic is NC



### Thermal TRIP




**MICRO-STAR INT'L CO.,LTD**

MS-7512


Size Custom	Document Description <b>LGA775 - Signal</b>	Rev 1.1
Date: Thursday, March 20, 2008		Sheet 3 of 32






## CPU DECOUPLING CAPACITORS



















Place these caps within socket cavity



## 防INTEL CPU PSI# 亂發的線路(驗證中)



MICRO-STAR INT'L CO.,LTD			
MS-7512			
Size	Document Description	Rev	
Custom	LGA775 - GND	1.1	
Date: Thursday, March 20, 2008		Sheet	5 of 32





13,14 MAA\_A[0..14] << MAA\_A[0..14]

MAA\_A0 BC41  
MAA\_A1 BC35  
MAA\_A2 BB32  
MAA\_A3 BC32  
MAA\_A4 BD32  
MAA\_A5 BB31  
MAA\_A6 AY31  
MAA\_A7 BA31  
MAA\_A8 BD31  
MAA\_A9 BD30  
MAA\_A10 AW43  
MAA\_A11 BC30  
MAA\_A12 BB30  
MAA\_A13 AM42  
MAA\_A14 BD28

NB1C

DDR\_A\_MA\_0  
DDR\_A\_MA\_1  
DDR\_A\_MA\_2  
DDR\_A\_MA\_3  
DDR\_A\_MA\_4  
DDR\_A\_MA\_5  
DDR\_A\_MA\_6  
DDR\_A\_MA\_7  
DDR\_A\_MA\_8  
DDR\_A\_MA\_9  
DDR\_A\_MA\_10  
DDR\_A\_MA\_11  
DDR\_A\_MA\_12  
DDR\_A\_MA\_13  
DDR\_A\_MA\_14

SYM\_REV = 1.5

DDR\_A\_DQS\_0  
DDR\_A\_DQS\_1  
DDR\_A\_DQS\_2  
DDR\_A\_DQS\_3  
DDR\_A\_DQS\_4  
DDR\_A\_DQS\_5  
DDR\_A\_DQS\_6  
DDR\_A\_DQS\_7

BC5 DQS\_A0  
BD4 DQS\_A1  
BB8 DQS\_A2  
BC9 DQS\_A3  
BD15 DQS\_A4  
BB15 DQS\_A5  
AR22 DQS\_A6  
AH43 DQS\_A7  
AH42 DQS\_A8  
AD43 DQS\_A9  
AE42 DQS\_A10  
Y43 DQS\_A11  
Y42 DQS\_A12  
T44 DQS\_A13  
T43 DQS\_A14

BC3 DQM\_A0  
BD9 DQM\_A1  
BD14 DQM\_A2  
AY22 DQM\_A3  
AK42 DQM\_A4  
AE45 DQM\_A5  
T42 DQM\_A6  
T44 DQM\_A7

BC2 DATA\_A0  
BD3 DATA\_A1  
BD7 DATA\_A2  
BB7 DATA\_A3  
BB2 DATA\_A4  
BA3 DATA\_A5  
BE6 DATA\_A6  
BD8 DATA\_A7  
BB8 DATA\_A8  
Y8 DATA\_A9  
BD11 DATA\_A10  
BD11 DATA\_A11  
BC7 DATA\_A12  
BE8 DATA\_A13  
BD10 DATA\_A14  
BB14 DATA\_A15  
BC14 DATA\_A16  
BC14 DATA\_A17  
BC16 DATA\_A18  
BB16 DATA\_A19  
BC11 DATA\_A20  
BE12 DATA\_A21  
BA15 DATA\_A22  
BD16 DATA\_A23  
AW21 DATA\_A24  
AY22 DATA\_A25  
AY24 DATA\_A26  
AY21 DATA\_A27  
AT21 DATA\_A28  
AR24 DATA\_A29  
AY24 DATA\_A30  
AY24 DATA\_A31  
AL41 DATA\_A32  
AK43 DATA\_A33  
AG42 DATA\_A34  
AG44 DATA\_A35  
AL42 DATA\_A36  
AK44 DATA\_A37  
AH44 DATA\_A38  
AG41 DATA\_A39  
AF43 DATA\_A40  
AF42 DATA\_A41  
AC44 DATA\_A42  
AC42 DATA\_A43  
AF40 DATA\_A44  
AF44 DATA\_A45  
AD44 DATA\_A46  
AC41 DATA\_A47  
AB43 DATA\_A48  
AA42 DATA\_A49  
W42 DATA\_A50  
W41 DATA\_A51  
AB42 DATA\_A52  
AB44 DATA\_A53  
Y44 DATA\_A54  
Y40 DATA\_A55  
V42 DATA\_A56  
U45 DATA\_A57  
R40 DATA\_A58  
P44 DATA\_A59  
V44 DATA\_A60  
V43 DATA\_A61  
R41 DATA\_A62  
R44 DATA\_A63

DDR\_A\_DM\_0  
DDR\_A\_DM\_1  
DDR\_A\_DM\_2  
DDR\_A\_DM\_3  
DDR\_A\_DM\_4  
DDR\_A\_DM\_5  
DDR\_A\_DM\_6  
DDR\_A\_DM\_7

DDR\_A\_DQ\_0  
DDR\_A\_DQ\_1  
DDR\_A\_DQ\_2  
DDR\_A\_DQ\_3  
DDR\_A\_DQ\_4  
DDR\_A\_DQ\_5  
DDR\_A\_DQ\_6  
DDR\_A\_DQ\_7  
DDR\_A\_DQ\_8  
DDR\_A\_DQ\_9  
DDR\_A\_DQ\_10  
DDR\_A\_DQ\_11  
DDR\_A\_DQ\_12  
DDR\_A\_DQ\_13  
DDR\_A\_DQ\_14  
DDR\_A\_DQ\_15  
DDR\_A\_DQ\_16  
DDR\_A\_DQ\_17  
DDR\_A\_DQ\_18  
DDR\_A\_DQ\_19  
DDR\_A\_DQ\_20  
DDR\_A\_DQ\_21  
DDR\_A\_DQ\_22  
DDR\_A\_DQ\_23  
DDR\_A\_DQ\_24  
DDR\_A\_DQ\_25  
DDR\_A\_DQ\_26  
DDR\_A\_DQ\_27  
DDR\_A\_DQ\_28  
DDR\_A\_DQ\_29  
DDR\_A\_DQ\_30  
DDR\_A\_DQ\_31  
DDR\_A\_DQ\_32  
DDR\_A\_DQ\_33  
DDR\_A\_DQ\_34  
DDR\_A\_DQ\_35  
DDR\_A\_DQ\_36  
DDR\_A\_DQ\_37  
DDR\_A\_DQ\_38  
DDR\_A\_DQ\_39  
DDR\_A\_DQ\_40  
DDR\_A\_DQ\_41  
DDR\_A\_DQ\_42  
DDR\_A\_DQ\_43  
DDR\_A\_DQ\_44  
DDR\_A\_DQ\_45  
DDR\_A\_DQ\_46  
DDR\_A\_DQ\_47  
DDR\_A\_DQ\_48  
DDR\_A\_DQ\_49  
DDR\_A\_DQ\_50  
DDR\_A\_DQ\_51  
DDR\_A\_DQ\_52  
DDR\_A\_DQ\_53  
DDR\_A\_DQ\_54  
DDR\_A\_DQ\_55  
DDR\_A\_DQ\_56  
DDR\_A\_DQ\_57  
DDR\_A\_DQ\_58  
DDR\_A\_DQ\_59  
DDR\_A\_DQ\_60  
DDR\_A\_DQ\_61  
DDR\_A\_DQ\_62  
DDR\_A\_DQ\_63




3 OF 7

X\_TP T51  
R665  
0R0402

DDR3\_RST#  
DDR3\_PWROK  
BC24  
AR6  
AR43  
BB40  
AT44  
AV40

DDR\_A

ELK\_CRB



14 MAA\_B[0..14] << MAA\_B[0..14]

MAA\_B0 BD24  
MAA\_B1 BB23  
MAA\_B2 BB24  
MAA\_B3 BD23  
MAA\_B4 BB22  
MAA\_B5 BD22  
MAA\_B6 BC22  
MAA\_B7 BC20  
MAA\_B8 BB20  
MAA\_B9 BC26  
MAA\_B10 BD19  
MAA\_B11 BD19  
MAA\_B12 BB19  
MAA\_B13 BC38  
MAA\_B14 BA19

NB1D

DDR\_B\_MA\_0  
DDR\_B\_MA\_1  
DDR\_B\_MA\_2  
DDR\_B\_MA\_3  
DDR\_B\_MA\_4  
DDR\_B\_MA\_5  
DDR\_B\_MA\_6  
DDR\_B\_MA\_7  
DDR\_B\_MA\_8  
DDR\_B\_MA\_9  
DDR\_B\_MA\_10  
DDR\_B\_MA\_11  
DDR\_B\_MA\_12  
DDR\_B\_MA\_13  
DDR\_B\_MA\_14

SYM\_REV = 1.5

DDR\_B\_DQS\_0  
DDR\_B\_DQS\_1  
DDR\_B\_DQS\_2  
DDR\_B\_DQS\_3  
DDR\_B\_DQS\_4  
DDR\_B\_DQS\_5  
DDR\_B\_DQS\_6  
DDR\_B\_DQS\_7

DDR\_B\_DM\_0  
DDR\_B\_DM\_1  
DDR\_B\_DM\_2  
DDR\_B\_DM\_3  
DDR\_B\_DM\_4  
DDR\_B\_DM\_5  
DDR\_B\_DM\_6  
DDR\_B\_DM\_7

DDR\_B\_DQ\_0  
DDR\_B\_DQ\_1  
DDR\_B\_DQ\_2  
DDR\_B\_DQ\_3  
DDR\_B\_DQ\_4  
DDR\_B\_DQ\_5  
DDR\_B\_DQ\_6  
DDR\_B\_DQ\_7  
DDR\_B\_DQ\_8  
DDR\_B\_DQ\_9  
DDR\_B\_DQ\_10  
DDR\_B\_DQ\_11  
DDR\_B\_DQ\_12  
DDR\_B\_DQ\_13  
DDR\_B\_DQ\_14  
DDR\_B\_DQ\_15  
DDR\_B\_DQ\_16  
DDR\_B\_DQ\_17  
DDR\_B\_DQ\_18  
DDR\_B\_DQ\_19  
DDR\_B\_DQ\_20  
DDR\_B\_DQ\_21  
DDR\_B\_DQ\_22  
DDR\_B\_DQ\_23  
DDR\_B\_DQ\_24  
DDR\_B\_DQ\_25  
DDR\_B\_DQ\_26  
DDR\_B\_DQ\_27  
DDR\_B\_DQ\_28  
DDR\_B\_DQ\_29  
DDR\_B\_DQ\_30  
DDR\_B\_DQ\_31  
DDR\_B\_DQ\_32  
DDR\_B\_DQ\_33  
DDR\_B\_DQ\_34  
DDR\_B\_DQ\_35  
DDR\_B\_DQ\_36  
DDR\_B\_DQ\_37  
DDR\_B\_DQ\_38  
DDR\_B\_DQ\_39  
DDR\_B\_DQ\_40  
DDR\_B\_DQ\_41  
DDR\_B\_DQ\_42  
DDR\_B\_DQ\_43  
DDR\_B\_DQ\_44  
DDR\_B\_DQ\_45  
DDR\_B\_DQ\_46  
DDR\_B\_DQ\_47  
DDR\_B\_DQ\_48  
DDR\_B\_DQ\_49  
DDR\_B\_DQ\_50  
DDR\_B\_DQ\_51  
DDR\_B\_DQ\_52  
DDR\_B\_DQ\_53  
DDR\_B\_DQ\_54  
DDR\_B\_DQ\_55  
DDR\_B\_DQ\_56  
DDR\_B\_DQ\_57  
DDR\_B\_DQ\_58  
DDR\_B\_DQ\_59  
DDR\_B\_DQ\_60  
DDR\_B\_DQ\_61  
DDR\_B\_DQ\_62  
DDR\_B\_DQ\_63

DDR\_B\_DM\_0  
DDR\_B\_DM\_1  
DDR\_B\_DM\_2  
DDR\_B\_DM\_3  
DDR\_B\_DM\_4  
DDR\_B\_DM\_5  
DDR\_B\_DM\_6  
DDR\_B\_DM\_7

DDR\_B\_DQ\_0  
DDR\_B\_DQ\_1  
DDR\_B\_DQ\_2  
DDR\_B\_DQ\_3  
DDR\_B\_DQ\_4  
DDR\_B\_DQ\_5  
DDR\_B\_DQ\_6  
DDR\_B\_DQ\_7  
DDR\_B\_DQ\_8  
DDR\_B\_DQ\_9  
DDR\_B\_DQ\_10  
DDR\_B\_DQ\_11  
DDR\_B\_DQ\_12  
DDR\_B\_DQ\_13  
DDR\_B\_DQ\_14  
DDR\_B\_DQ\_15  
DDR\_B\_DQ\_16  
DDR\_B\_DQ\_17  
DDR\_B\_DQ\_18  
DDR\_B\_DQ\_19  
DDR\_B\_DQ\_20  
DDR\_B\_DQ\_21  
DDR\_B\_DQ\_22  
DDR\_B\_DQ\_23  
DDR\_B\_DQ\_24  
DDR\_B\_DQ\_25  
DDR\_B\_DQ\_26  
DDR\_B\_DQ\_27  
DDR\_B\_DQ\_28  
DDR\_B\_DQ\_29  
DDR\_B\_DQ\_30  
DDR\_B\_DQ\_31  
DDR\_B\_DQ\_32  
DDR\_B\_DQ\_33  
DDR\_B\_DQ\_34  
DDR\_B\_DQ\_35  
DDR\_B\_DQ\_36  
DDR\_B\_DQ\_37  
DDR\_B\_DQ\_38  
DDR\_B\_DQ\_39  
DDR\_B\_DQ\_40  
DDR\_B\_DQ\_41  
DDR\_B\_DQ\_42  
DDR\_B\_DQ\_43  
DDR\_B\_DQ\_44  
DDR\_B\_DQ\_45  
DDR\_B\_DQ\_46  
DDR\_B\_DQ\_47  
DDR\_B\_DQ\_48  
DDR\_B\_DQ\_49  
DDR\_B\_DQ\_50  
DDR\_B\_DQ\_51  
DDR\_B\_DQ\_52  
DDR\_B\_DQ\_53  
DDR\_B\_DQ\_54  
DDR\_B\_DQ\_55  
DDR\_B\_DQ\_56  
DDR\_B\_DQ\_57  
DDR\_B\_DQ\_58  
DDR\_B\_DQ\_59  
DDR\_B\_DQ\_60  
DDR\_B\_DQ\_61  
DDR\_B\_DQ\_62  
DDR\_B\_DQ\_63

DDR\_B\_DM\_0  
DDR\_B\_DM\_1  
DDR\_B\_DM\_2  
DDR\_B\_DM\_3  
DDR\_B\_DM\_4  
DDR\_B\_DM\_5  
DDR\_B\_DM\_6  
DDR\_B\_DM\_7

DDR\_B\_DQ\_0  
DDR\_B\_DQ\_1  
DDR\_B\_DQ\_2  
DDR\_B\_DQ\_3  
DDR\_B\_DQ\_4  
DDR\_B\_DQ\_5  
DDR\_B\_DQ\_6  
DDR\_B\_DQ\_7  
DDR\_B\_DQ\_8  
DDR\_B\_DQ\_9  
DDR\_B\_DQ\_10  
DDR\_B\_DQ\_11  
DDR\_B\_DQ\_12  
DDR\_B\_DQ\_13  
DDR\_B\_DQ\_14  
DDR\_B\_DQ\_15  
DDR\_B\_DQ\_16  
DDR\_B\_DQ\_17  
DDR\_B\_DQ\_18  
DDR\_B\_DQ\_19  
DDR\_B\_DQ\_20  
DDR\_B\_DQ\_21  
DDR\_B\_DQ\_22  
DDR\_B\_DQ\_23  
DDR\_B\_DQ\_24  
DDR\_B\_DQ\_25  
DDR\_B\_DQ\_26  
DDR\_B\_DQ\_27  
DDR\_B\_DQ\_28  
DDR\_B\_DQ\_29  
DDR\_B\_DQ\_30  
DDR\_B\_DQ\_31  
DDR\_B\_DQ\_32  
DDR\_B\_DQ\_33  
DDR\_B\_DQ\_34  
DDR\_B\_DQ\_35  
DDR\_B\_DQ\_36  
DDR\_B\_DQ\_37  
DDR\_B\_DQ\_38  
DDR\_B\_DQ\_39  
DDR\_B\_DQ\_40  
DDR\_B\_DQ\_41  
DDR\_B\_DQ\_42  
DDR\_B\_DQ\_43  
DDR\_B\_DQ\_44  
DDR\_B\_DQ\_45  
DDR\_B\_DQ\_46  
DDR\_B\_DQ\_47  
DDR\_B\_DQ\_48  
DDR\_B\_DQ\_49  
DDR\_B\_DQ\_50  
DDR\_B\_DQ\_51  
DDR\_B\_DQ\_52  
DDR\_B\_DQ\_53  
DDR\_B\_DQ\_54  
DDR\_B\_DQ\_55  
DDR\_B\_DQ\_56  
DDR\_B\_DQ\_57  
DDR\_B\_DQ\_58  
DDR\_B\_DQ\_59  
DDR\_B\_DQ\_60  
DDR\_B\_DQ\_61  
DDR\_B\_DQ\_62  
DDR\_B\_DQ\_63


DDR\_B\_DM\_0  
DDR\_B\_DM\_1  
DDR\_B\_DM\_2  
DDR\_B\_DM\_3  
DDR\_B\_DM\_4  
DDR\_B\_DM\_5  
DDR\_B\_DM\_6  
DDR\_B\_DM\_7

DDR\_B\_DQ\_0  
DDR\_B\_DQ\_1  
DDR\_B\_DQ\_2  
DDR\_B\_DQ\_3  
DDR\_B\_DQ\_4  
DDR\_B\_DQ\_5  
DDR\_B\_DQ\_6  
DDR\_B\_DQ\_7  
DDR\_B\_DQ\_8  
DDR\_B\_DQ\_9  
DDR\_B\_DQ\_10  
DDR\_B\_DQ\_11  
DDR\_B\_DQ\_12  
DDR\_B\_DQ\_13  
DDR\_B\_DQ\_14  
DDR\_B\_DQ\_15  
DDR\_B\_DQ\_16  
DDR\_B\_DQ\_17  
DDR\_B\_DQ\_18  
DDR\_B\_DQ\_19  
DDR\_B\_DQ\_20  
DDR\_B\_DQ\_21  
DDR\_B\_DQ\_22  
DDR\_B\_DQ\_23  
DDR\_B\_DQ\_24  
DDR\_B\_DQ\_25  
DDR\_B\_DQ\_26  
DDR\_B\_DQ\_27  
DDR\_B\_DQ\_28  
DDR\_B\_DQ\_29  
DDR\_B\_DQ\_30  
DDR\_B\_DQ\_31  
DDR\_B\_DQ\_32  
DDR\_B\_DQ\_33  
DDR\_B\_DQ\_34  
DDR\_B\_DQ\_35  
DDR\_B\_DQ\_36  
DDR\_B\_DQ\_37  
DDR\_B\_DQ\_38  
DDR\_B\_DQ\_39  
DDR\_B\_DQ\_40  
DDR\_B\_DQ\_41  
DDR\_B\_DQ\_42  
DDR\_B\_DQ\_43  
DDR\_B\_DQ\_44  
DDR\_B\_DQ\_45  
DDR\_B\_DQ\_46  
DDR\_B\_DQ\_47  
DDR\_B\_DQ\_48  
DDR\_B\_DQ\_49  
DDR\_B\_DQ\_50  
DDR\_B\_DQ\_51  
DDR\_B\_DQ\_52  
DDR\_B\_DQ\_53  
DDR\_B\_DQ\_54  
DDR\_B\_DQ\_55  
DDR\_B\_DQ\_56  
DDR\_B\_DQ\_57  
DDR\_B\_DQ\_58  
DDR\_B\_DQ\_59  
DDR\_B\_DQ\_60  
DDR\_B\_DQ\_61  
DDR\_B\_DQ\_62  
DDR\_B\_DQ\_63

4 OF 7

DDR\_B  
DDR\_VREF  
DDR\_RPD  
DDR\_RPU  
DDR\_SPD  
DDR\_SPU

ELK\_CRB




remove DDR3 PWROK



MICRO-STAR INT'L CO.,LTD		
MS-7512		
Size	Document Description	Rev
Custom	Intel Eaglelake - Memory DDR2	1.1
Date: Thursday, March 27, 2008	Sheet 7 of 32	

## NB POWER





GND

70F 7






Figure 10 displays three schematic diagrams of the PLL and VCO circuitry for the V1P5\_Ich and V1P5\_SB\_Ich. The top row shows the V1P5\_Ich circuit, the middle row shows the V1P5\_SB\_Ich circuit, and the bottom row shows the V1P5\_CL\_Ich circuit. Each circuit includes a PLL and a VCO section, with various components labeled with their values and part numbers.

**V1P5\_Ich Circuit:**



- Input: V1P5\_Ich
- Components: L14 (100nH), C615 (10pF), C613 (0.1uF/25V/4), C602 (10pF).
- Power: VCCSATAPLL
- Output: V1P5\_Ich

**V1P5\_SB\_Ich Circuit:**


- Input: V1P5\_Ich
- Components: L13 (100nH), C551 (10pF), C574 (0.1uF/25V/4), C673 (10pF).
- Power: VCCDMIPLL
- Output: V1P5\_SB\_Ich

**V1P5\_CL\_Ich Circuit:**

- Input: V1P5\_Ich
- Components: R473 (10k), R0R402 (10k), C564 (10pF), C584 (0.1uF/25V/4), C599 (10pF).
- Power: GLAN\_PLL
- Output: V1P5\_CL\_Ich



OR AC7, H17 & H18, AD8  
spec TBD



MS-7512

Size Custom	Document Description <b>ICH9/10 - Power, GND</b>	Rev 1.1
Date: Monday, March 24, 2008		Sheet 12 of 32


## DDRII DIMM\_A1



UPI VOLTAGE CONSOLE(3+1)

2.083325V


0x66:RH=18K,RL=13K



ADDRESS: 000


0xA0

## DDRII DIMM\_A2



ADDRESS: 001

0xA2




**MICRO-STAR INT'L CO.,LTD**

MS-7512

Size Custom	Document Description <b>DDR2 Chanel-A / Chanel-B</b>	Rev 1.1
Date: Thursday, March 20, 2008		Sheet 13 of 32



# DDR II Termination



MICRO-STAR INT'L CO.,LTD


MS-7512

Size	Document Description	Rev
Custom	DDR2 Channel-A / Channel-B	1.1
Date: Thursday, March 20, 2008		Sheet 14 of 32

## DDR II DIMM\_B1



## DDR II DIMM\_B2




ADDRESS: 010  
0xA4

ADDRESS: 011  
0xA6











### FAN-COUNT CIRCUIT



VDD3

R346 0R/8


VDDSR

C424 22u/6.3V/12


C41

40mil width

---



CLKREQB: If this function is not implemented, make this pin floating or connect to the ground.




Orange

21


22

Green



MS-7512


Size Custom	Document Description <b>LAN Realtek RTL8111C(PCIE)</b>	Rev 1.1
Date: Thursday, March 20, 2008		Sheet 18 of 32




# PCI\_Express X16 Slot



## PCI EXPRESS x1-PORT




## PCI EXPRESS x1-PORT






# PCI Express X8 Slot

(Share with PCI\_E x16 Slots)



## PCI SLOT 1 (PCI VER: 2.2 COMPLY)



IDSEL = AD16


MASTER = PREQ#0

PIRQ#A

11 AD[31..0] << AD[31..0]

11 C\_BE[3..0] << C\_BE[3..0]

## PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17


MASTER = PREQ#1

PIRQ#B

## PCI PULL-UP / DOWN RESISTORS



## PCI SLOT DECOUPLING CAPACITORS






MICRO-STAR INT'L CO.,LTD



MS-7512

Size	Document Description	Rev
Custom	PCI Slot 1 & 2	1.1
Date: Monday, March 24, 2008	Sheet 22 of 32	



## 1394 CONTROLLER



Front 1394 pin header



**A1117 CO-LAY SOT223 (TO\_261) PNP BJT**



**MICRO-STAR INT'L CO.,LTD**





MS-7512

Size Custom	Document Description <b>1394 Controller - JMB381</b>	Rev 1.1
Date: Monday, March 24, 2008		Sheet 23 of 32








Rear USB Connector





Front USB Connector











7.2A+0.75A+3A+?A=18A  
(DDR3+V SM VTT+NB VCC CL+NB V SM)




$11\text{ppie} = 24.2 - 0.49 - 0.878 / 1 = 10.4\text{A}$   
 $5.7 * 2 * 1 = 11.4\text{A} > 10.4\text{A}$




DDR Sensor I2C ADDR=66



# ISL6336CR VRD11.1 POWER CKT



# Phase adjustment by loading



## Mounting Holes







TABLE 1. PHASE DROPPING BEHAVIOR

	PSI#	FS	SS
Non-Cl or (n-1)-Cl Drops to 1-Phase	0	0	0
Non-Cl or (n-2)-Cl Drops to 2-Phase	0	0	1
2-Phase Cl Drops to 1-Phase	0	1	0
2-Phase Cl Drops to 2-Phase	0	1	1
Normal	1	x	x

## Simulation



## Optical Fiducial Marks-120



## Optical Fiducial Marks-100



## MICRO-STAR INT'L CO.,LTD

### MS-7512

Size	Document Description	Rev
Custom	PSI/IMON	1.1
Date: Thursday, April 10, 2008	Sheet 30 of 32	

16

5VSB

R253  
10KR1%0402

PS\_ON#

VCC3

-12V

C273 X 0.1u/16V/7/4

C380 X 0.1u/16V/7/4

C294 X 0.1u/16V/7/4

C375 X 0.1u/16V/7/4

C287 X 0.1u/16V/7/4

C348 X 0.1u/16V/7/4

C289 X 0.1u/16V/7/4

C280 X 0.1u/16V/7/4

C429 X 0.1u/16V/7/4

R249  
4.7K/4

ATX1

3.3V

-12V

GND

P\_OK

GND

GND

GND

-5V

POK

5VSB

5V

+12V

5V

+12V

GND

3.3V

VCC3

VCC5

ATX\_PWR\_OK 16.27.28

PWR-24P\_white-RH

[illegible]**MS-7512**

Size Custom	Document Description <b>ATX PWR-Connector &amp; Front Panel &amp; EMI</b>	Rev 1.1
Date: Monday, April 07, 2008		Sheet 31 of 32

