IPPSB-FA



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : BLOVK DIAGRAM

PEGATRON CORPORATION Engineer: Jerry Chung

Size	Project Name	Rev
A2	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 1 of 79





0413

PEGATRON Title : POWER SEQUENCE

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 3 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DDR3_A 1-6

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 4 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DDR3_B 2-6

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 5 of 79


[73] PEG_RXP[0..15]
[73] PEG_RXN[0..15]
PEG_TXP[0..15] [73]
PEG_TXN[0..15] [73]
XU1C
PEG
PEG_RX_0
PEG_RX#_0
PEG_TX_0
PEG_TX#_0
PEG_RX_1
PEG_RX#_1
PEG_TX_1
PEG_TX#_1
PEG_RX_2
PEG_RX#_2
PEG_TX_2
PEG_TX#_2
PEG_RX_3
PEG_RX#_3
PEG_TX_3
PEG_TX#_3
PEG_RX_4
PEG_RX#_4
PEG_TX_4
PEG_TX#_4
PEG_RX_5
PEG_RX#_5
PEG_TX_5
PEG_TX#_5
PEG_RX_6
PEG_RX#_6
PEG_TX_6
PEG_TX#_6
PEG_RX_7
PEG_RX#_7
PEG_TX_7
PEG_TX#_7
PEG_RX_8
PEG_RX#_8
PEG_TX_8
PEG_TX#_8
PEG_RX_9
PEG_RX#_9
PEG_TX_9
PEG_TX#_9
PEG_RX_10
PEG_RX#_10
PEG_TX_10
PEG_TX#_10
PEG_RX_11
PEG_RX#_11
PEG_TX_11
PEG_TX#_11
PEG_RX_12
PEG_RX#_12
PEG_TX_12
PEG_TX#_12
PEG_RX_13
PEG_RX#_13
PEG_TX_13
PEG_TX#_13
PEG_RX_14
PEG_RX#_14
PEG_TX_14
PEG_TX#_14
PEG_RX_15
PEG_RX#_15
PEG_TX_15
PEG_TX#_15
DMI
DMI_RX_0
DMI_RX#_0
DMI_TX_0
DMI_TX#_0
DMI_RX_1
DMI_RX#_1
DMI_TX_1
DMI_TX#_1
DMI_RX_2
DMI_RX#_2
DMI_TX_2
DMI_TX#_2
DMI_RX_3
DMI_RX#_3
DMI_TX_3
DMI_TX#_3
[18] DMI_RXP0
[18] DMI_RXN0
[18] DMI_RXP1
[18] DMI_RXN1
[18] DMI_RXP2
[18] DMI_RXN2
[18] DMI_RXP3
[18] DMI_RXN3
DMI_TXP0 [18]
DMI_TXN0 [18]
DMI_TXP1 [18]
DMI_TXN1 [18]
DMI_TXP2 [18]
DMI_TXN2 [18]
DMI_TXP3 [18]
DMI_TXN3 [18]
+1P05V_CPUIO
HR3
24.9
1%
PEG_ICOMPO
PEG_RCOMPO
PEG_COMPI
PEG_COMP
SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO HR3.2
ROUTE B5 TO HR3.2 AS A SEPERATE 10 MIL TRACE
PE_RX_0
PE_RX#_0
PE_TX_0
PE_TX#_0
PE_RX_1
PE_RX#_1
PE_TX_1
PE_TX#_1
PE_RX_2
PE_RX#_2
PE_TX_2
PE_TX#_2
PE_RX_3
PE_RX#_3
PE_TX_3
PE_TX#_3
NOBOM HT26
NOBOM HT27
NOBOM HT28
HT39 NOBOM
GEN
SOCKET_1155P
Processor PCI Express* Receive/ Transmit Differential Pair. These signals are available for Workstation only.
XU1D
+1P05V_CPUIO
HR2
24.9
1%
FDI_COMP
FDI_COMPIO
FDI_ICOMPO
FDI
FDI_FSYNC_0
FDI_LSYNC_0
FDI_FSYNC_1
FDI_LSYNC_1
FDI_INT
FDI_TX_0
FDI_TX#_0
FDI_TX_1
FDI_TX#_1
FDI_TX_2
FDI_TX#_2
FDI_TX_3
FDI_TX#_3
FDI_TX_4
FDI_TX#_4
FDI_TX_5
FDI_TX#_5
FDI_TX_6
FDI_TX#_6
FDI_TX_7
FDI_TX#_7
[22] FDI_FSYNC_0
[22] FDI_LSYNC_0
[22] FDI_FSYNC_1
[22] FDI_LSYNC_1
[22] FDI_INT
FDI_TXP0 [22]
FDI_TXN0 [22]
FDI_TXP1 [22]
FDI_TXN1 [22]
FDI_TXP2 [22]
FDI_TXN2 [22]
FDI_TXP3 [22]
FDI_TXN3 [22]
FDI_TXP4 [22]
FDI_TXN4 [22]
FDI_TXP5 [22]
FDI_TXN5 [22]
FDI_TXP6 [22]
FDI_TXN6 [22]
FDI_TXP7 [22]
FDI_TXN7 [22]
SOCKET_1155P
www.rosefix.com
www.vinafix.vn
PEGATRON DT-MB RESTRICTED SECRET
PEGATRON
Title : PCIE/DMI/FDI 3-6
PEGATRON CORPORATION
Engineer: Mike Yen
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 6 of 79



CFG6	CFG5	Description
1	1	X16(Default)
1	0	2X8
0	1	Reserved
0	0	X8, X4/X4

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : MISC 4-6

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 7 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON

Title : VCC 5 - 6

PEGATRON CORPORATION

Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 8 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON	Title :	VSS 6 - 6
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 9 of 79	

皆改爲5.2H



PEGATRON Title : DDR3 CHANNEL A

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 10 of 79

皆改爲5.2H



PEGATRON Title : DDR3 CHANNEL B

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 11 of 79



NOTE:

DIMM Placement for different platform



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON	Title : DDR3 TERMINATION A&B	
PEGATRON CORPORATION	Engineer: Mike Yen	
Size A3	Project Name IPPSB-FA	Rev 1.01
Date: Tuesday, April 26, 2011	Sheet 12 of 79	

PLTRST_CPU#





PEGATRON Title : PLTRST_CPU#&SMbus

PEGATRON CORPORATION Engineer: XXXX-XX

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 13 of 79


SFA 1.01A
+5VSB
+5V
+12V
R129
0 Ohm
5%
R128
Do Not Stuff
5%
R130
Do Not Stuff
5%
NI
AP2306GN
Q309
+V_LCD
+19VSB
+19V
R287
Do Not Stuff
NI
R289
10KOhm
R291
10KOhm
GND
[69] MXM_LCDEN
[79] ENAVDD
[25] PCH_LCDPWR_EN
R120
0Ohm
R125
Do Not Stuff
D8827
BAT54CW
ENABLE_CONTROL
+3P3V
R285
Do Not Stuff
NI
Q69
2N7002
R316
Do Not Stuff
NI
[15,16] SCL_LCDEN
100KOhm
R752
1%
47KOHM
R197
C44194
0.1UF/16V
Y5V +80-20%
R319
10KOhm
1%
V_LCD_G
R317
10Ohm
V_LCD_C
C44195
Do Not Stuff
Y5V +80-20%
R321
56KOHM
1%
LVDS_LCDEN_C
Q308
PMBS3904
C44196
10UF/10V
Y5V +80-20%
C44197
0.1UF/16V
X7R 10%
mx_c0805
R37496
Do Not Stuff
5%
NI
Q68
Do Not Stuff
NI
R320
220Ohm
LVDS_LCDEN_B
Q310
PMBS3904
www.rosefix.com
R281
10KOhm
R280
10KOhm
[15,16,19,36] AVIN_DET#
Q66
2N7002
R288
Do Not Stuff
NI
D8825
[69] MXM_BL_EN
[79] ENABKL
[25] PCH_BL_EN
R37546
R37534
0Ohm
Do Not Stuff
BAT54CW
Q65
2N7002
R295
Do Not Stuff
NI
[15,16] SCL_BL_EN
R334
Do Not Stuff
NI
R322
Do Not Stuff
NI
D8828
[69] MXM_BL_PWM
[79] EDPPWM
BAT54CW
Q67
2N7002
R7841
Do Not Stuff
NI
[15,16] SCL_BL_PWM
SFA1.04
1KOhm
R331
SFA1.04
+19V
F204
3A/32V
converter
Conn.
CON3
[9,79] PANEL_ID_2_R
[15,16,9,79] PANEL_ID_1_R
[15,16,9,79] PANEL_ID_0_R
INV_EN
INV_ADJ
WAFER_HD_1X9P
ID2 ID1 ID0 Panel
0 0 0 CMI
0 0 1 SAMSUNG
0 1 0 TBD
0 1 1 TBD
21.5"
Converter connector
Pin3 ->ID2
Pin6 ->ID1
Pin9 ->ID0
ID2 ID1 ID0 Panel
1 0 0 CMI
1 0 1 SAMSUNG
1 1 0 TBD
1 1 1 TBD
23"
Converter connector
Pin3 ->ID2
Pin6 ->ID1
Pin9 ->ID0
PEGATRON
Title : Converter Controllor
Pegatron Corp.
Engineer: Hugo Liao
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 14 of 79
www.vinafix.vn

已修改完成

LCD CONN NB & GPU colay

LVDS CONN (PCH)



AV Board connector (PCH)

已修改　未完成



PEGATRON	Title :	LVDS CON
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A2	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 15 of 79	

已修改完成

LVDS CONN (GPU)



SFA1.01

AV Board connector (GPU)

已修改　未完成



PEGATRON	Title : LVDS CON		
PEGATRON CORPORATION	Engineer: Mike Yen		
Size A2	Project Name IPPSB-FA		Rev 1.01
Date: Wednesday, April 27, 2011	Sheet 16 of 79		

NOTE: Strapping Options Flash

GNT1#	SATA1GP /GPIO19	Boot Device
0	0	LPC
1	0	PCI
1	1	SPI





NOTE:

SR40	SR41	Description
I	NI	iAMT
NI	I	non iAMT




U2D
LPC
AUDIO
COUGARPOINT
NOTE: HDA_SYNC
On-die PLL VR voltage selector.
Hi: supplied by 1.5V.
Low: supplied by 1.8V.
NOTE: HDA_SDO
Disable ME in Manufacturing Mode
--> connect to 3.3VSB.
SFA 1.01A
TBD
CRB 0.7 is 1.1K ohm with 1%
NOTE:
For platform not supporting deep sleep connect directly to RSMRST#.
The DSW rails must be stable for at least 10 ms before DPWROK is asserted to PCH.
TBD: Both are 390Kohm in CRB 0.7
NOTE:
SUSACK# and SUSWARN# can be tied together if EC/SIO does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit.
NOTE:
PDG 0.7 is 1Kohm
NOTE:
GPIO27 can be configured as wake input to allow wakes from Deep Sleep.
NOTE:
External PU resistor required if used for CLKREQ# functionality.
TBD
NOTE:
PIN | HIGH | LOW | DESCRIPTION
GPIO15 | Enable | Disable | TLS confidentiality
GPIO28 | Enable | Disable | On-Die PLL VR
www.rosefix.com
www.vinafix.vn
PEGATRON DT-MB RESTRICTED SECRET
PEGATRON Title : AUDIO/LPC/MISC 4-9
PEGATRON CORPORATION Engineer: Mike Yen
Size A3 | Project Name IPPSB-FA | Rev 1.01
Date: Wednesday, April 27, 2011 | Sheet 20 of 79



Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
DDSP_B_TX0_DN	TMDSB_DATA2#	DDPB_0N
DDSP_B_TX0_DP	TMDSB_DATA2	DDPB_0P
DDSP_B_TX1_DN	TMDSB_DATA1#	DDPB_1N
DDSP_B_TX1_DP	TMDSB_DATA1	DDPB_1P
DDSP_B_TX2_DN	TMDSB_DATA0#	DDPB_2N
DDSP_B_TX2_DP	TMDSB_DATA0	DDPB_2P
DDSP_B_TX3_DN	TMDSB_CLK#	DDPB_3N
DDSP_B_TX3_DP	TMDSB_CLK	DDPB_3P
DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
SDVO_CTRLCLK	HDMIB_CTRL_CLK	HDMI DDC lines for Port B
SDVO_CTRLDATA	HDMIB_CTRL_DATA	

PEGATRON DT-MB RESTRICTED SECRET

0413

PEGATRON Title : VGA/DP/HDMI 5-9

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A2	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 21 of 79





PEGATRON Title : VCC/PLL 7-9

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 23 of 79



PEGATRON Title : VCCSUS 8-9

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 24 of 79



NOTE:
BOM option depend on thermal result

PEGATRON Title : VSS 9-9

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 25 of 79

已更改完成



SATA POWER CONN.

ODD POWER CONN.

V1.01 20101014 revised

PEGATRON	Title : SATA		
PEGATRON CORPORATION	Engineer: Mike Yen		
Size: A3	Project Name: IPPSB-FA		Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 26 of 79		


U3301A
+3VSUS trace sidth > 40mils
C2706 is for 8111E, place close to pin12
NOTE: [PIN33]
PU enable internal regulator
PD disable internal regulator
NI for 8105E-VC
internal LDO enabled
For 8111E EEPROM/ASF/Efuse Function (Default Efuse.)
For 8105E EEPROM/Efuse Function
www.rosefix.com
www.vinafix.vn
PEGATRON
Title : LAN_RTL8111E-VB-GR
PEGATRON CORPORATION
Engineer: Mike Yen
Project Name IPPSB-FA
Size A3
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 27 of 79


與HUGO相同
+3P3VSB
SFA1.01A
R703
510 Ohm
1%
LAN_LINKP
ACTIVE
[27] LED1_EESK
12/6 I-->NI
NI
CB171
Do Not Stuff
NI
CB481
Do Not Stuff
GND
GND
J8
LAN_JACK_14P
P_GND2
NP_NC2
NP_NC1
P_GND1
YELLOW
GREEN
12/6 1223-00WQ000 --->1223-00YA000
RN233A NI
RN233B NI
RN8A NI
RN8B NI
L6347
L6348
90OHM/100MHz/300mA
[27] LAN_MDI0_P
[27] LAN_MDI0_N
[27] LAN_MDI1_P
[27] LAN_MDI1_N
TD0+
TD0-
TD1+
TD1-
U9403
CM1213_04SO
+5VSB
RN191A NI
RN191B NI
RN190A NI
RN190B NI
L6349
L6350
[27] LAN_MDI2_P
[27] LAN_MDI2_N
[27] LAN_MDI3_P
[27] LAN_MDI3_N
TD2+
TD2-
TD3+
TD3-
U9404
+3P3VSB
NI
ZR22
Do Not Stuff
1%
NI
ZR23
Do Not Stuff
1%
[27] LED3_EEDO
[27] LAN_LED0
HR71
HR77
249
1%
SFA1.01A
NI
CB482
Do Not Stuff
NI
CB483
Do Not Stuff
C31
0.01UF/25V
X7R 10%
need to double check
State
LINK
Green LED
Yellow LED
ACTIVE
S0
ON
OFF or blinking
S1,S3,S4
OFF
OFF
0 Ohm
VP
ER31
www.rosefix.com
www.vinafix.vn
PEGATRON
Title : LAN-CONN
PEGATRON CORPORATION
Engineer: Mike Yen
Size
A3
Project Name
IPPSB-FA
Rev
1.01
Date: Wednesday, April 27, 2011
Sheet 28 of 79


Next to PIN38
Next to PIN25
SFA 1.01A
SFA 1.01A
SFA 1.01A
VC版本上
From SB
U9389A
ALC269Q-VC-GR
U9389B
ALC269Q-VC-GR
U9420
L6371
120Ohm
PR402
Do Not Stuff
PR9216
1%
C3671
10UF/10V
c0805
C3672
0.1UF/16V
Y5V +80-20%
C3673
10UF/10V
c0805
C3674
0.1UF/16V
Y5V +80-20%
C3675
10UF/10V
c0805
C3669
0.1UF/16V
Y5V +80-20%
C3670
10UF/10V
c0805
C3667
0.1UF/16V
Y5V +80-20%
C3665
10UF/10V
c0805
C3662
10UF/10V
c0805
C3661
0.1UF/16V
C3932
Do Not Stuff
NPO 5%
C3931
Do Not Stuff
NPO 5%
L5619
180Ohm/100Mhz/2A
C3664
10UF/10V
c0805
C3615
0.1UF/16V
Y5V +80-20%
C3618
Do Not Stuff
MLCC/+/-5%
AC16
Do Not Stuff
NPO 5%
C3652
10UF/10V
c0805
C577
10UF/6.3V
X5R 10%
C3660
2.2UF/6.3V
c0603
X5R
C44235
2.2UF/6.3V
c0603
X5R
R1.01
R1.02
R1.02
Q49
2N7002
SR185
Do Not Stuff
C7385
1UF/16V
R3624
20K
1%
R196
47KOHM
1%
AC44
100PF/50V
SR135
4.7K
AR54
0 Ohm
5%
NOBOM
AR71
Do Not Stuff
AC43
Do Not Stuff
+5V_AUD
+5VSB
+5V
+3P3V
+3VS_CODEC
+5VS_CODEC_PVDD
+CODEC_DVDD_IO
[20,31] SHUT_DOWN#
[15,16] SPDIF-OUT
[39] DMIC_DATA
[39] DMIC_CLK
DMIC_DATA_269
DMIC_CLK_269
[20] AZ_SDATA_IN0
[20] AZ_SDATA_OUT
[20] AZ_SYNC
[20] AZ_BITCLK
[20] AZ_RST#
AZ_SDATA_IN0_R
[31] PCBEEP
SPKR [20]
CODEC_CBP_R
CODEC_CBN_R
CPVEE_R
FRONT_RC
FRONT_LC
HPOUT_R [30]
HPOUT_L [30]
MIC1_VREF0_L_VC [30]
MIC1_VREF0_R [30]
MIC1_VREF0_L [30]
SENSE_A
SENSE_LINOUT [30]
SENSE_MIC1_JD [30]
SENSE_HP [30]
AUDIO_INDICATE [15,16,32]
MIC1_RC
MIC1_LC
MIC1_R_C [30]
MIC1_L_C [30]
LIN2_RC
LIN2_LC
SW_LINE_OUTR [32]
SW_LINE_OUTL [32]
LIN1_RC
LIN1_LC
LINEOUT_R [30]
LINEOUT_L [30]
PLACE NEAR from Audio CODEC FOR EMI
PEGATRON
Title : Codec ALC269Q
PEGATRON CORPORATION
Engineer: Jerry, Hsuan
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 29 of 79
www.roseff.com
www.vinafix.vn

已修改過 Front HP



已修改過 Line-out JACK



HUGO MIC PHONE JACK 已修改過



另外新增



PEGATRON Title : FRONT AUDIO CONN

PEGATRON CORPORATION Engineer: XXXX-XX

Size	Project Name	Rev
A2	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 30 of 79



PEGATRON Title : Amp TPA3100D2

PEGATRON CORPORATION Engineer: Jerry, Hsuan

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 31 of 79



SFA1.04

EMI NEEDED



於BOTTOM LAYER 上



於TOP LAYER 上







PEGATRON	Title :	Amp SW &EMI
PEGATRON CORPORATION	Engineer:	Jerry, Hsuan
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 32 of 79	



PEGATRON	Title :	USB HUB
R&D 2	Engineer:	Jerry, Hsuan
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 33 of 79	

整頁修改過

Rear USB2.0 *4



PEGATRON	Title :	Rear USB
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 34 of 79	

Side USB

已修改過





另外增加

Internal I/O

BLUE TOOTH

the DMC device connected BT symbols is needed





CTRL VOLUME









0413

PEGATRON Title : Side USB&BT

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A2	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 35 of 79

待GPU作確認





0413

PEGATRON Title : HPD DET

R&D 2 Engineer: Jerry, Hsuan

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 36 of 79



CON5134上件時　周邊元件也需上件

PEGATRON	Title :	Mini Card(WL+DMC)
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 37 of 79	



0413

PEGATRON Title : Mini Card(TVT)

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 38 of 79

CLR CMOS CIRCUIT

	PASSWORD
1-2	CLEAR
2-3	Default

J3105:23

MINI_JUMPER

CLR PASSWORD CIRCUIT

	CMOS RTC
1-2	CLEAR
2-3	Default

[19] CLPWD# — J3105 HEADER_1X3P — J3104 HEADER_1X3P — RTCRST# [17]

J3104:23

MINI_JUMPER

更換SCOTT的

External RTC Circuitry



NOTE:
Place C6 near PCH.

Battery Socket

V1.01 20101011 revised

TOUCH

SFA1.02



P5V_TOUCH change to P3V3_STBY,R454 change to 10k.

SFA1.03



要確認是否會超過限高?

已修改過

CAMERA MODULE



EMI NEEDED

PEGATRON Title : RTC&CAM&TOUCH

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 39 of 79





PEGATRON	Title : FAN	
PEGATRON CORPORATION	Engineer: Mike Yen	
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 40 of 79	







0413

PEGATRON Title : PWE LED

PEGATRON CORP. Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 41 of 79

線條未改

IR Blaster



IR 已修改完成



0413

PEGATRON Title : IR LEDs

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 42 of 79



SPI ROM+
External programming conn.



Touch PAD(deleted)

For Instant Key & Switch

Note: Close to EC

Keyboard Connector(debug)



For EC PU/PD



Debug Card CON



0413

PEGATRON	Title : EC_IT8518E-2	
PEGATRON CORPORATION	Engineer: Muller_Lu	
Size: Custom	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 44 of 79	

SM BUS Control

To PCH, PCI, and PCIE Slot



SPI BIOS ROM - 64 Mb or 32Mb



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON	Title :	SM BUS & SPI ROM
PEGATRON CORPORATION	Engineer:	XXXX-XX
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 45 of 79	



PCB_BRD1

PCB

IPISB-NK 1.01

VESA mount hole

0413

PEGATRON Title : SCREW HOLE

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 46 of 79

change to SIMULA /AJ261B-Y090-42F, p/n applying....



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON CORPORATION

Title : UVP, OVP & +19VSB

Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 47 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : ATX POWER_24P

PEGATRON CORPORATION Engineer: XXXX-XX

Size	Project Name	Rev
A2	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 48 of 79





PEGATRON Title : +1P5V_DUAL&+1P05V_PCH

PEGATRON CORPORATION Engineer: Mike Yen

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 50 of 79



PEGATRON Title : N/A

PEGATRON CORPORATION Engineer: XXXX-XX

Size A3 | Project Name IPPSB-FA | Rev 1.01

Date: Wednesday, April 27, 2011 | Sheet 51 of 79


SFA1.02
Main power enable
SFA1.02
SFA 1.01A_G
SFA 1.01_P
+19VSB
Iin=2.6A
Trace Width>105mil
+12V
Imax=3.3A
Trace Width>140mil
+1P8V_SFR
Imax=2.8A
TDC=1.96A
Trace Width>120mil
+1P8V
Imax=0.3A
Trace Width>20mil
OCP : 7.8A
RT8204LGQW
www.rosefix.com
www.vinafix.vn
PEGATRON DT-MB RESTRICTED SECRET
PEGATRON Title : +12V & +1P8V
PEGATRON CORPORATION Engineer: XXXX-XX
Size A3 Project Name IPPSB-FA Rev 1.01
Date: Wednesday, April 27, 2011 Sheet 52 of 79





PEGATRON Title : +1P05V_ME

PEGATRON CORPORATION Engineer: XXXX-XX

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 54 of 79







Place close to CPU bottom side

VCCIO Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	3	7mΩ	1.4nH	Output	Various. See layout figures	1
22µF 0805 X5R	9	5mΩ	0.55nH	Output	Inside processor socket cavity	1, 2 3
0805 placeholders	16				Backside	

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : 1P05V_CPUIO CAP

PEGATRON CORPORATION Engineer: XXXX-XX

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Tuesday, April 26, 2011 Sheet 55 of 79

+VTT_DDR
Imax=1.5A
Trace Width>60mil



PEGATRON	Title :	+VTT_DDR
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Tuesday, April 26, 2011	Sheet 56 of 79	



Output CAP

Table 30-4. VCCAXG Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	East of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	6	5mΩ	0.55nH	Output	4 - inside processor socket cavity 2(empty) - Bottom of board, near socket	1, 2 3
4.7µF X5R	3	7mΩ	0.6nH	Input		1

PL-CAP *4
MLCC *6



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +V_AXG DRIVER

Pegatron Corp. Engineer: XXXX-XX

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 57 of 79


PU20
NCP6121S52MNR2G
VCC
VRMP
ENABLE
VR_RDY
DIFFOUT
COMP
FB
TRBST
VSP
VSN
IOUT
VR_RDYA
DIFFOUTA
COMPA
FBA
TRBSTA
VSPA
VSNA
IOUTA
VBOOTA
TSENSEA
ROSC
SDIO
SCLK
ALERT#
DRON
PWM1/ADDR
CSN1
CSP1
PWM2
CSN2
CSP2
PWM3/BOOT
CSN3
CSP3
IMAX
NC1
NC2
CSSUM
CSCOMP
ILIM
DROOP
CSREF
PWMA/IMAXA
CSNA
CSPA
CSSUMA
CSCOMPA
ILIMA
DROOPA
VR_HOT#
TSENSE
FLAG/GND
VCORE PORTION
V_GT PORTION
SFA1.01_P
SFA1.01A_P
reserved for 45W cpu
Place close to L6332
Place close to L6335
Place close to L6375
www.rosefix.com
www.vinafix.vn
PEGATRON
Title : VCORE CONTROLLER
PEGATRON CORPORATION
Engineer: Ch Chen
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 58 of 79

Output CAP

Table 30-2. Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	North of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	18	5mΩ	0.55nH	Output	14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible	1, 2 3
Aluminum Electrolytic 390µF	4	51mΩ	6.1nH	Input		1
4.7µF X5R	9	7mΩ	0.6nH	Input		1

PL-CAP *4 +2(NI)
MLCC *18 +3(NI)



2009/12/18 PCE26, PCE27=> NI
2009/12/25 remove PCE26, PCE27
2009/12/25 PCE24, PCE25=>NI



2009/12/18 remove PC181, PC182, PC183, PC184, PC185,
2009/12/18 PR180 change to NI
2009/12/21 PR180 change to I
2009/12/21 add PC185, PC199
2009/12/25 add PC200, PC201, PC202,
2009/01/09 remove PC200, PC201

PEGATRON Title : +VCORE CAP
PEGATRON CORPORATION Engineer: TERRY
Size A3 | Project Name IPPSB-FA | Rev 1.01
Date: Tuesday, April 26, 2011 | Sheet 59 of 79



PEGATRON Title : VCORE DRIVER1-2

PEGATRON DT-MB RESTRICTED SECRET

Pegatron Corp. Engineer: XXXX-XX

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 60 of 79



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Pegatron Corp.	Title : VCORE DRIVER 2-2	
	Engineer: XXXX-XX	
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 61 of 79	



PEGATRON	Title :	LVDS CON
PEGATRON CORPORATION	Engineer:	Mike Yen
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 62 of 79	

INTEL PCH XDP DEBUG PORT



TOP SIDE VIEW



HRS/DF9C-31S-1V(22)
PCB FOOTPRINT



BOTTOM SIDE VIEW

NOTE:
Place strap resistors of TDO near to XDP connector, and TDI and TMS near to CPU.

NOTE:
Place SR214 near to source in order to avoid stub.

PEGATRON	Title : PCH XDP DEBUG	
PEGATRON CORPORATION	Engineer: XXXX-XX	
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 63 of 79	



INTEL CPU XDP DEBUG PORT

NI
XDP1

+1P05V_CPUIO
PROTO HCB20 0.1UF/16V

VCC_OBS_AB
VCC_OBS_CD

TCK1 TCK0 TDO TRSTn TDI TMS
TCK [7]
TDO [7]
TRST# [7]
TDI [7]
TMS [7]

[7] H_PREQ#
[7] H_PRDY#
[7] BPM0#
[7] BPM1#
[7] BPM2#
[7] BPM3#
OBSFN_A0 OBSFN_A1 OBSDATA_A0 OBSDATA_A1 OBSDATA_A2 OBSDATA_A3

HOOK0 CPUXDP_HOOK0
+1P05V_CPUIO
NI HR61 Do Not Stuff
PROTO HR62 249 1%
CPUPWRGD [7,20]

OBSFN_B0 OBSFN_B1 OBSDATA_B0 OBSDATA_B1 OBSDATA_B2 OBSDATA_B3
[7] BPM4#
[7] BPM5#
[7] BPM6#
[7] BPM7#

+1P05V_CPUIO
NI HR63 Do Not Stuff

NOTE:
CRB is BTM

NOTE:
Place HR64 near HR24, reduce stub

[22] CK_100M_CPUXDP
[22] CK_100M_CPUXDP#
PROTO HR68 0
PROTO HR69 0
CPU_XDPCLK
CPU_XDPCLK#
PROTO HR72 0 CPU_ITPCLK_HOOK4
PROTO HR73 0 CPU_ITPCLK#_HOOK5

ITPCLK/HOOK4
ITPCLK#/HOOK5

HOOK1 CPUXDP_HOOK1
HOOK2 CPUXDP_HOOK2
HOOK3 CPUXDP_HOOK3
PROTO HR66 3.3K
PROTO HR64 1K
PROTO HR67 0
PWRBTN# [41,43,63]
CPU_CFG0 [7]
VRM_PWRGD [20,43,54,58]

HOOK6/RESET#
HOOK7/DBR#
CPURST_XDP# [13,63]
SYS_RESET_DBR# [7,20,63]

[7] CK_100M_CPU_XDP
[7] CK_100M_CPU_XDP#
NI HR74 Do Not Stuff
NI HR75 Do Not Stuff

NOTE:
Please close to each other to reduse stub.

[10,11,37,38,45,63,79] SMB_DATA_M
[10,11,37,38,45,63,79] SMB_CLK_M
SDA SCL

OBSFN_C0 OBSFN_C1 OBSDATA_C0 OBSDATA_C1 OBSDATA_C2 OBSDATA_C3
OBSFN_D0 OBSFN_D1 OBSDATA_D0 OBSDATA_D1 OBSDATA_D2 OBSDATA_D3

GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10 GND11 GND12 GND13 GND14 GND15 GND16 GND17 GND18
NP_NC1 NP_NC2
NC
GND

Do Not Stuff

PEGATRON Title : CPU XDP DEBUG
PEGATRON CORPORATION Engineer: XXXX-XX
Size A3 | Project Name IPPSB-FA | Rev 1.01
Date: Wednesday, April 27, 2011 | Sheet 64 of 79

整份新增修改

Install the VD1/VD2/VD3/VD4/VD5 diode
to prevent from ESD issue

NOTE:



NOTE:
Place there VGA filter components within 500 mils of the VGA connector

PEGATRON Title : VGA CONN
PEGATRON CORPORATION Engineer: Jerry, Hsuan
Size A3 | Project Name IPPSB-FA | Rev 1.01
Date: Wednesday, April 27, 2011 Sheet 65 of 79



0413

PEGATRON Title : GPU DDR3 CHA

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 66 of 79



0413

PEGATRON Title : GPU DDR3 CHB

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 67 of 79



ROM_SI	bit0	RAM_CFG_0	1Gb (64Mx16 8pcs)
	bit1	RAM_CFG_1	RAM_CFG[3:0] Definitions
	bit2	RAM_CFG_2	0x2: Hynix => H5TQ1G63BFR-12C
	bit3	RAM_CFG_3	0x3: Samsung => K4W1G1646E-HC12
	0x0010 : 15K PD		

ROM_SO	bit0	VGA_DEVICE	1: VGA Device (default class code 300h)
	bit1	SMB_ALT_ADDR	0: 0x9E (default)
	bit2	FB_0_BAR_SIZE	0: 256MB (default)
	bit3	XCLK_417	0: 277M Hz (default)
	N12P-GE 0x0001 : 10K PD	N12M-GS 0x1001 : 10K PU	different

ROM_SCLK	bit0	PEX_PLL_EN_TERM	0: Disable (default)
	bit1	SLOT_CLK_CONFIG	0: GPU & MCH not share common reference clock
	bit2	SUB_VENDER	0: no vidio BIOS ROM
	bit3	PCI_DEVID_4	1: PCI_DevID[4] => 0x0DFE bit 4 = 1
	N12P-GE 0x1110 : 35K PU	N12M-GS 0x1100 : 25K PU	different

STRAP0	bit0	USER_BIT0	0x0000 : 5K PD (Panels select Default 0x0000)
	bit1	USER_BIT1	
	bit2	USER_BIT2	
	bit3	USER_BIT3	
STRAP1	bit0	3GIO_PADCFG_LUT_ADR0	0x6 : 35k PD (PCIE swing default)
	bit1	3GIO_PADCFG_LUT_ADR1	
	bit2	3GIO_PADCFG_LUT_ADR2	
	bit3	3GIO_PADCFG_LUT_ADR3	
STRAP2	bit0	PCI_DEVID_0	N12P-GE 0x0101 : 30K PD N12M-GS 0x0100 : 30K PD
	bit1	PCI_DEVID_1	
	bit2	PCI_DEVID_2	
	bit3	PCI_DEVID_3	

PEGATRON Title : GPU STRAPPING+EEP

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet of 79



0413

PEGATRON Title : GPU Xtal/Thermal

PEGATRON CORPORATION Engineer: Cryus, M.J

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 69 of 79

If no display from GPU, PD 10kohm IFPC_PLLVDD
IFPC_IOVDD and NC all component



0413

PEGATRON Title : GPU HDMI DMC

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 70 of 79



PEGATRON	Title :	GPU HDMI AV
PEGATRON CORPORATION	Engineer:	Cryus, MJ
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Wednesday, April 27, 2011	Sheet 71 of 79	


+1P5V_GPU
C7206 Do Not Stuff MLCC/+/-10%
C7207 Do Not Stuff MLCC/+/-10%
C7208 Do Not Stuff MLCC/+/-10%
C7209 Do Not Stuff MLCC/+/-10%
C7213 Do Not Stuff MLCC/+/-20%
C7217 Do Not Stuff MLCC/+/-20%
C7226 Do Not Stuff X5R 20%
C7203 Do Not Stuff X5R 20%
T5 NOBOM
T6 NOBOM
T7 NOBOM
CMDA[0..30]
Do Not Stuff
R7201 Do Not Stuff
R7214 Do Not Stuff
L6358
L6359
C7201 Do Not Stuff X7R 10%
C7202 Do Not Stuff X5R 20%
C7221 Do Not Stuff c0805 X7R 10%
C7219 Do Not Stuff X7R 10%
C7205 Do Not Stuff X5R 20%
C7215 Do Not Stuff X7R 10%
C7216 Do Not Stuff X5R 20%
C7220 Do Not Stuff c0805 X7R 10%
C7218 Do Not Stuff X7R 10%
C7214 Do Not Stuff X5R 20%
FB_PLLAVDD_A
FB_PLLAVDD_B
U9406B
Do Not Stuff
FBVDDQ01 FBVDDQ02 FBVDDQ03 FBVDDQ04 FBVDDQ05 FBVDDQ06 FBVDDQ07 FBVDDQ08 FBVDDQ09 FBVDDQ10 FBVDDQ11 FBVDDQ12 FBVDDQ13 FBVDDQ14 FBVDDQ15 FBVDDQ16 FBVDDQ17 FBVDDQ18 FBVDDQ19 FBVDDQ20 FBVDDQ21 FBVDDQ22 FBVDDQ23 FBVDDQ24 FBVDDQ25 FBVDDQ26 FBVDDQ27
FBA_CMD0 FBA_CMD1 FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6 FBA_CMD7 FBA_CMD8 FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25 FBA_CMD26 FBA_CMD27 FBA_CMD28 FBA_CMD29 FBA_CMD30 FBA_CMD31
FBA_CLK0 FBA_CLK0_N FBA_CLK1 FBA_CLK1_N
FBA_DEBUG0 FBA_DEBUG1
FB_DLLAVDD FB_PLLAVDD
FB_DLLAVDD2 FB_PLLAVDD1
CMDA3 CMDA20 CMDA0 CMDA16 CMDA19
R7213 R7212 R7208 R7206 R7205 Do Not Stuff
C382 Do Not Stuff
C384 Do Not Stuff
FB_VREF
FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3 FBA_DQM4 FBA_DQM5 FBA_DQM6 FBA_DQM7
FBA_DQS_WP0 FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3 FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6 FBA_DQS_WP7
FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3 FBA_DQS_RN4 FBA_DQS_RN5 FBA_DQS_RN6 FBA_DQS_RN7
FBA_WCK0 FBA_WCK0_N FBA_WCK1 FBA_WCK1_N FBA_WCK2 FBA_WCK2_N FBA_WCK3 FBA_WCK3_N
NC44
MDA[0..63]
DQMA#[0..7]
WDQSA[0..7]
RDQSA[0..7]
C7212 Do Not Stuff MLCC/+/-10%
C7210 Do Not Stuff MLCC/+/-10%
C7211 Do Not Stuff MLCC/+/-10%
C7204 Do Not Stuff
CMDB[0..30]
R7262 R7215 Do Not Stuff
FB_CAL_PD_VDDQ R7217 Do Not Stuff
FB_CAL_PU_GND R7216 Do Not Stuff
FB_CAL_TERM_GND R7209 Do Not Stuff
U9406C
Do Not Stuff
FBB_CMD0 FBB_CMD1 FBB_CMD2 FBB_CMD3 FBB_CMD4 FBB_CMD5 FBB_CMD6 FBB_CMD7 FBB_CMD8 FBB_CMD9 FBB_CMD10 FBB_CMD11 FBB_CMD12 FBB_CMD13 FBB_CMD14 FBB_CMD15 FBB_CMD16 FBB_CMD17 FBB_CMD18 FBB_CMD19 FBB_CMD20 FBB_CMD21 FBB_CMD22 FBB_CMD23 FBB_CMD24 FBB_CMD25 FBB_CMD26 FBB_CMD27 FBB_CMD28 FBB_CMD29 FBB_CMD30 FBB_CMD31
FBB_CLK0 FBB_CLK0_N FBB_CLK1 FBB_CLK1_N
FBB_DEBUG0 FBB_DEBUG1
FB_CAL_PD_VDDQ FB_CAL_PU_GND FB_CAL_TERM_GND
T9 NOBOM
T10 NOBOM
T11 NOBOM
CMDB1 CMDB31 CMDB17
CMDB3 CMDB20 CMDB0 CMDB16 CMDB19
R7211 R7207 R7210 R7203 R7204 Do Not Stuff
FBB_DQM0 FBB_DQM1 FBB_DQM2 FBB_DQM3 FBB_DQM4 FBB_DQM5 FBB_DQM6 FBB_DQM7
FBB_DQS_WP0 FBB_DQS_WP1 FBB_DQS_WP2 FBB_DQS_WP3 FBB_DQS_WP4 FBB_DQS_WP5 FBB_DQS_WP6 FBB_DQS_WP7
FBB_DQS_RN0 FBB_DQS_RN1 FBB_DQS_RN2 FBB_DQS_RN3 FBB_DQS_RN4 FBB_DQS_RN5 FBB_DQS_RN6 FBB_DQS_RN7
FBB_WCK0 FBB_WCK0_N FBB_WCK1 FBB_WCK1_N FBB_WCK2 FBB_WCK2_N FBB_WCK3 FBB_WCK3_N
MDB[0..63]
DQMB#[0..7]
WDQSB[0..7]
RDQSB[0..7]
www.rosefix.com
www.vinafix.vn
PEGATRON
Title : GPU MEM Ctrl
PEGATRON CORPORATION
Engineer: Cryus, MJ
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 72 of 79





If no display from GPU, PD 10kohm IFPAB_PLLVDD IFPA_IOVDD and NC all component



PLACE NEAR BGA

PLACE CLOSE TO THE BALLS

Close to fork point

If no display from GPU, PD 10kohm DACA_VDD ,PU 2.2kohm to +3P3V I2CA_SCL I2CA_SDA and NC all component

PLACE CLOSE To BALLS

0413

PEGATRON Title : GPU LVDS VGA

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 74 of 79

GPU POWER DISCHARGE



0413

PEGATRON Title : GPU Discharge

PEGATRON CORPORATION Engineer: Cryus, MJ

Size	Project Name	Rev
A3	IPPSB-FA	1.01

Date: Wednesday, April 27, 2011 Sheet 75 of 79

12/28 新增
01/07 修改







PEGATRON DT-MB RESTRICTED SECRET

PEGATRON	Title :	GPU POWER&GND
PEGATRON CORPORATION	Engineer:	Cryus, MJ
Size: A3	Project Name: IPPSB-FA	Rev: 1.01
Date: Tuesday, April 26, 2011	Sheet 76 of 79	



BOM option

	N12M-GS	N12P-GE
PR21	50K	60.4K
PR22	294K	75K

N12M-GS

GPIO5	GPIO6	
PWRCNTL_0	PWRCNTL_1	NVVDD
L	L	0.85V
L	H	0.875V
H	L	1.00V
H	H	1.025V

N12P-GE

GPIO5	GPIO6	
PWRCNTL_0	PWRCNTL_1	NVVDD
L	L	0.85V
L	H	0.95V
H	L	0.975V




SFA1.04
SFA1.01
SFA1.01
SFA1.01
SFA1.04
SFA1.01
SFA1.03
SFA1.01
U9388
CH7511A-BF
X3003
27MHZ
SC61
22PF/50V
SC62
22PF/50V
U9421
CH9903
HDCP
U9387
24LC64-I/SN
EEPROM
www.rosefix.com
www.vinafix.vn
PEGATRON
Title : EDP CH7511
PEGATRON CORPORATION
Engineer: Jerry, Hsuan
Size A3
Project Name IPPSB-FA
Rev 1.01
Date: Wednesday, April 27, 2011
Sheet 79 of 79