

PAGE	TITLE	Quantity
01	COVER PAGE	
02	BLOCK DIAGRAM	
03	CPU (PCIE/DMI)	
04	CPU (DDI/EDP)	
05	CPU (DDR)	
06	CPU (SVID/CFG/JTAG/CLK)	
07	CPU (VCORE/VCCGT)	
08	CPU (CCSA/VCCIO/VDDQ/RSVD)	
09	CPU (VSS)	
10	CPU (Power CAP)	
11	CPU (Power Cap2)	
12	DDR (DDR4-CHA)	
13	DDR (DDR4-CHB)	
14	DDR (RSVD) (DDR4-CHAL)	
15	PCH (SPI/UART/I2C)	
16	PCH (DMI/PCI-E/USB)DDI GP	
17	PCH (PCI-E/SATA)	
18	PCH (CLOCK/CL)	
19	PCH (USB/ESPI)	
20	PCH (GPIO/CPU/SMBUS/IHDA/JTAG)	
21	PCH (POWER1)	
22	PCH (POWER2) PCH Strap	
23	PCH Power CAP	
24	ECIO (ITE8732F CX)	
25	Flash&RTC	
26	INT IO (Thermal/FAN)	
27	AUDIO (RSVD) (ALC286)	
28	Audio (RSVD) (AMP)	
29	Audio (RSVD HP/SPK/MICJack)	
30	Audio (RSVD)	
31	LAN (RTL8111GA)	
32	RJ45&Transformer (R)	
33	Card reader (R)	
34	USB3 Redriver(PI3EQX1012C)	
35	USB (RSVD)	
36	USB (USB Power Switch)	
37	USB (HEADER CAM/TOUCH)	
38	USB (USB30 PORT)	
39	Sequence (RSVD)	
40	Sequence (Power Plane EN)	
41	Sequence (Power5V&3.3V)	
42	INT IO (RSVD)	
43	INT IO (DCIN JACK)	
44	Power (OZ554 LED Converter)	
45	Power (5V/3D3V RT6575D)	
46	Power (NCP81203 CPUCORE1/1)	
47	Power (NCP1151 CPUCORE1/2)	
48	Power (NCP81151 CPUVGT1/3)	
49	Power (NCP1589A DCDC12V)	
50	Power (RT8231A VDDQ/VTT)	
51	Power (RT8237C PCH1POV)	
52	Power (RT8237C VCC SA)	
53	Power (RT8237C VCC IO)	
54	Power (LDO 1P5V 2P5V)	

PAGE	TITLE	Quantity
55	LVDS Connector	
56	HDMI IN	
57	HDMI OUT	
58	DVI/CRT (R)	
59	Display switch (R)	
60	HDD/ODD	
61	Mini PCIE Card TV Tuner (R)	
62	WLAN and BT--NGFF	
63	SSD-NGFF	
64	PWR BT/Side Key/LED	
65	Stand off&EMI Cap&DUMMY BOM	
66	IO Board	
67	COM (R)	
68	Debug	
69	LPT (R)	
70	G sensor (R)	
71	Thunderbolt (R)	
72	Thunderbolt (R)	
73	Thunderbolt (R)	
74	Thunderbolt (R)	
75	Thunderbolt (R)	
76	GPU (1/5): PEG	
77	GPU (2/5): DIGITALOUT	
78	GPU (3/5): VRAM I/F	
79	GPU (4/5): GPIO/STRAP	
80	GPU (5/5): PWR/GND	
81	VRAM1 (1/2)	
82	VRAM2 (3/4)	
83	VRAM3 (5/6)	
84	VRAM4 (7/8)	
85	GPU CORE NVVDD(RT8812AGQW)	
86	DISCRETE VGA POWER	
87	GPU Switch (R)	
88	GPU Switch (R)	
89	GPU others (R)	
90	NFC (R)	
91	TPM (R)	
92	PS2 (R)	
93	Express Card (R)	
94	Smart Card (R)	
95	Scalar-RTD2506S	
96	Scalar Power	
97	Inter LAN (R)	
98	LAN Switch (R)	
99	XDP&ITP	
100	Table of Content	
101	GPIO table	
102	POWER SEQUENCE	
103	Power Block Diagram	
104	SMBUS table	
105	CLOCK MAP	
106	RESET Flow CHART	
107	Change History	

Model: AIO, Petra238i
 SCH Ver: 1A
 PCB Ver:1A
 PCB NumSAber:17567
 PCB P/N:
 3PD0BD010001

PCB BOARD SIZE

6 Layers
 237mmX182mm

BOM Configuration

Unmount : (R_)

GPU: (G_)
 (N17S_)
 (N16S_)

NonGPU : (U_)

Hynix VRAM: (H_)

MICRON VRAM: (M_)

CPU 62 : (S62_)


NONS62: (NONS62_)


Modern Standby :
 (MS_)

(NONMS_)




Modern Standby Test:
 (MST_)

Petra238i Block Diagram (GPU)






DMI



reverse at PCH side

<Core Design>


		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title CPU(PCIE/DMI)			
Size Custom	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet 3 of 107	





<Core Design>


		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title CPU (DDI/EDP)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet 4	of 107







		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title CPU (Vcore/VCCGT)			
Size B	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018		Sheet 7 of 107




21 PROC_TRIGIN_CPU

21 PROC_TRIGOUT_PCH


5

CPU1F 6 OF 12




SKYLAKE-1, SKL-S, LAKE-S

CPU1K 11 OF 12




SKYLAKE-1, SKL-S, LAKE-S

CPU1L 12 OF 12



SKYLAKE-1, SKL-S, LAKE-S








CPU1J 10 OF 12



SKYLAKE-1, SKL-S, LAKE-S

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title CPU (VSS)			
Size B	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018		Sheet 9 of 107



Reserved

<Core Design>



Wistron Incorporated
21F, 88, Sec.1,Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

CPU Power CAP2

Size
A

Document Number
Consumer AIO Petra238i

Rev
1A

Date: Wednesday, July 25, 2018 Sheet 11 of 107

5 M_B_DQ63[0]
5 M_B_DQS_DN17[0]
5 M_B_DQS_DP17[0]






5 M_B_A13[0]
5 M_B_WE#
5 M_B_RAS#
5 M_B_CAS#
5 M_B_BA1[0]
5 M_B_BG1[0]

5 M_B_CS#1
5 M_B_CS#0
5 M_B_CKE1
5 M_B_CKE0
5 M_B_ODT0
5 M_B_ODT1

5 M_B_CLK0
5 M_B_CLK#0
5 M_B_CLK1
5 M_B_CLK#1

12.20.65 DDR4_DRAMRST_N
12.20.95.99 SMB_DATA_MAIN
12.20.95.99 SMB_CLK_MAIN


5 M_B_ACT#
5 M_B_PAR
5 M_B_ALERT#
5 M_B_VREF_DQ





Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title DDR (RSVD) (DDR4-CHA1)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date: Wednesday, July 25, 2018		Sheet 14	of 107







34 USB30_TX_R_N1
34 USB30_TX_R_P1
34 USB31_RX_C_N1
34 USB31_RX_C_P1

38 USB30_TX_CMC_N2
38 USB30_TX_CMC_P2
38 USB30_RX_PCH_N2
38 USB30_RX_PCH_P2

38 USB30_TX_CMC_P3
38 USB30_TX_CMC_N3
38 USB30_RX_PCH_P3
38 USB30_RX_PCH_N3

38 USB30_TX_CMC_P4
38 USB30_TX_CMC_N4
38 USB30_RX_PCH_P4
38 USB30_RX_PCH_N4

63 SSD_SATA_DEVS LP
66 HDD_SATA_DEVS LP
24,68 LPC_AD_SIO_P0
24,68 LPC_AD_SIO_P1
24,68 LPC_AD_SIO_P2
24,68 LPC_AD_SIO_P3
24,68 LPC_FRAME#_SIO
24 LPC_SERIRQ_PCH
24 KBRST#

68 CLK_LPC_PORT80
24 CLK_PCICLK_SIO
24 CLK_CLKIN_SIO

USB30_TX_R_N1 C1901 2 1 SCD1U16V2KX-3GP USB30_TX_PCH_N1 F9
USB30_TX_R_P1 C1902 2 1 SCD1U16V2KX-3GP USB30_TX_PCH_P1 F7
USB31_RX_C_N1 C1909 2 1 SCD1U16V2KX-3GP USB30_RX_PCH_N1 D11
USB31_RX_C_P1 C1910 2 1 SCD1U16V2KX-3GP USB30_RX_PCH_P1 C11
USB30_TX_CMC_N2 C1903 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_N2 C3
USB30_TX_CMC_P2 C1904 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_P2 D4
USB30_TX_CMC_N3 C1905 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_N3 F11
USB30_TX_CMC_P3 C1906 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_P3 C10
USB30_TX_CMC_N4 C1907 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_N4 B14
USB30_TX_CMC_P4 C1908 2 1 SCD22U10V2KX-1GP USB30_TX_PCH_P4 J15
USB30_RX_PCH_N3 C10
USB30_RX_PCH_P3 B10
USB30_RX_PCH_N4 K16
USB30_RX_PCH_P4

USB31_1_TXN
USB31_1_TXP
USB31_1_RXN
USB31_1_RXP
USB31_2_TXN
USB31_2_TXP
USB31_2_RXN
USB31_2_RXP
USB31_6_TXN
USB31_6_TXP
USB31_6_RXN
USB31_6_RXP
USB31_5_TXN
USB31_5_TXP
USB31_5_RXN
USB31_5_RXP
USB31_3_TXN
USB31_3_TXP
USB31_3_RXN
USB31_3_RXP
USB31_4_TXN
USB31_4_TXP
USB31_4_RXN
USB31_4_RXP

USB31_1_TXN
USB31_1_TXP
USB31_1_RXN
USB31_1_RXP
USB31_2_TXN
USB31_2_TXP
USB31_2_RXN
USB31_2_RXP
USB31_6_TXN
USB31_6_TXP
USB31_6_RXN
USB31_6_RXP
USB31_5_TXN
USB31_5_TXP
USB31_5_RXN
USB31_5_RXP
USB31_3_TXN
USB31_3_TXP
USB31_3_RXN
USB31_3_RXP
USB31_4_TXN
USB31_4_TXP
USB31_4_RXN
USB31_4_RXP

CANON-LAKE-GP
(071.CANNO.010U)

6 OF 13
GPP_A1/LAD0/ESPI_IO0
GPP_A2/LAD1/ESPI_IO1
GPP_A3/LAD2/ESPI_IO2
GPP_A4/LAD3/ESPI_IO3
GPP_A5/LFRAME#/ESPI_CS0#
GPP_A6/SERIRQ/ESPI_CS1#
GPP_A7/PIRQA#/ESPI_ALERT0#
GPP_A0/RCIN#/ESPI_ALERT1#
GPP_A14/SUS_STAT#/ESPI_RESET#
GPP_A9/CLKOUT_LPC0/ESPI_CLK
GPP_A10/CLKOUT_LPC1
GPP_K19/SMI#
GPP_K18/NMI#
GPP_E6/SATA_DEVS LP2
GPP_E5/SATA_DEVS LP1
GPP_E4/SATA_DEVS LP0
GPP_F9/SATA_DEVS LP7
GPP_F8/SATA_DEVS LP6
GPP_F7/SATA_DEVS LP5
GPP_F6/SATA_DEVS LP4
GPP_F5/SATA_DEVS LP3

BB39 LPC_AD_SIO_P0
AW37 LPC_AD_SIO_P1
AV37 LPC_AD_SIO_P2
BA38 LPC_AD_SIO_P3

BE38 LPC_FRAME#_PCH
AW35 LPC_SERIRQ_PCH
BA36 LPC_PIRQ_A
BE39 KBRST#
BF38 SUS_STAT_N

BB36 CLK_PCICLK_SIO_R
BB34 CLK_LPC_PORT80_R

T48
T47

HDD_SATA_DEVS LP
SSD_SATA_DEVS LP


AH40
AH35
AL48
AP47
AN37
AN46
AR47
AP48



R1903 1 2 33R2J-2-GP LPC_FRAME#_SIO
R1904 2 1 22R2J-2-GP CLK_CLKIN_SIO
R1905 1 22R2J-2-GP CLK_LPC_PORT80
R1906 1 22R2J-2-GP CLK_PCICLK_SIO
















CLK_CLKIN_SIO EC1901 2 1 SC27P50V2JN-2-GP
CLK_PCICLK_SIO EC1902 2 1 SC27P50V2JN-2-GP


Reserved for MOW WW37
SUS_STAT_NR1907 1 100KR2J-1-GP

LPC_SERIRQ_PCH
KBRST#
LPC_AD_SIO_P0
LPC_AD_SIO_P2
LPC_AD_SIO_P1
LPC_AD_SIO_P3
LPC_FRAME#_SIO
LPC_PIRQ_A









SPI0_MOSI

BOOT HALT ENABLED IF LOW
PCH HAS INTERNAL WEAK PU

SPI0_MISO

BOOT HALT ENABLED IF LOW
PCH HAS INTERNAL WEAK PU

SPI0_IO2

CONSENT STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU

SPI_HOLD_PCH

PERSONALITY STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU

GPP_B14
SPK_R

TOP SWAP OVERRIDE STRAP
HIGH/LOW SWAP ENABLED
LOW/LOW SWAP (DISABLED) (DEFAULT)
PCH HAS INTERNAL WEAK PU

GPP_B18
GSPIO_MOSI

NO REBOOT IF SAMPLED HIGH
PCH HAS INTERNAL WEAK PU

GPP_C2
SMB_ALERT#

TLS CONFIDENTIALITY ENABLED
IF SAMPLED HIGH (DEFAULT)
PCH HAS INTERNAL WEAK PU

GPP_B22
GSP1_MOSI

BOOT GAST STRAP
IF SAMPLED HIGH, LFC IS SELECTED ELSE SPI
THIS IS A LOW PULL UP ON THE SPI
PCH HAS INTERNAL WEAK PU

GPP_C5
SMO_ALERT#

SPR/LPC SELECT STRAP
IF SAMPLED HIGH, SPI IS SELECTED ELSE LPC
PCH HAS INTERNAL WEAK PU

GPP_B23
SML1_ALERT#
PCH_HOT#

This signal has an internal pull-down.
0 = Disable Intel® DCI-OOB (Default)
1 = Enable Intel® DCI-OOB

GPP_H12
SML2_ALERT#
GPP_H15
SML3_ALERT#

ESPI FLASH SHARING MODE
0: MASTER ATTACHED FLASH SHARING
1: SLAVE ATTACHED FLASH SHARING
PCH HAS INTERNAL WEAK PU
* **GPP_H15** is a **NO_PULLUP** strap. This will be corrected by pulling external DCV resistor (R2335).
o Not implementing this PU may impact ITP debug although we do have external pull up for IAD on the B/P.

GPP_I6
DDPB_CTRLDATA
GPP_I8
DDPC_CTRLDATA
GPP_I10
DDPD_CTRLDATA

GPP_F23

HDA_SDO
I2S0_TXD

GPP_H17
DPPF_CTRLDATA

* **GPP_H17** is mixed with SML4_DATA and not DDPF_CTRLDATA.
GPP_H17 is not a PCH strap in the latest CNP-H pinlist description.

GPP_J4
CNV_BRI_DT
UART0_RTS#

GPP_J6
CNV_RGI_DT
UART0_TXD

An external pull-up or pull-down is required.
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.

GPP_J9

The signal has a weak internal pull-down
0 = VCCSPI is connected to 3.3V rail
1 = VCCSPI is connected to 1.8V rail
XTAL INPUT MODE
HIGH: XTAL INPUT IS DIFFERENTIAL
LOW: XTAL INPUT IS SINGLE-ENDED
PCH HAS INTERNAL 20K PU

GPD7

HDA_SDO
I2S0_TXD




ME disable

Signal	Usage	When Sampled	Comment
GPP_B14 / SPKR	Top Swap Override	Rising edge of PCH_PWRCK	The signal has a weak internal Pull-down. 0 = Disable "Top Swap" mode. (Default). 1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the PCH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap. Notes: 1. The internal Pull-down is disabled after PCH_PWRCK is high. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (BusD, Device3), Function0, offset DCH, bit4. 4. This signal is in the primary well.
GPP_B18 / GSPIO_MOSI	No Reboot	Rising edge of PCH_PWRCK	The signal has a weak internal Pull-down. 0 = Disable "No Reboot" mode. (Default). 1 = Enable "No Reboot" mode (PCH will disable the TCS timer system related features). This function is useful when running ITP/SDP. Notes: 1. The internal Pull-down is disabled after PCH_PWRCK is high. 2. This signal is in the primary well.
GPP_C2 / SMB_ALERT#	TLS Confidentiality	Rising edge of RSBRST#	This signal has a weak internal Pull-down. 0 = Disable Intel® HE Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default). 1 = Enable Intel® HE Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS. Notes: 1. The internal Pull-down is disabled after RSBRST# de-asserts. 2. This signal is in the primary well.



Signal	Usage	When Sampled	Comment
GPP_B22 / GSP1_MOSI	Boot BIOS Strap Bit BMS	Rising edge of PCH_PWRCK	This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (BusD, Device3), Function0, offset DCH, bit 0). BIOS 0 SPI (Default) 1 LPC Notes: 1. The internal pull-down is disabled after PCH_PWRCK is high. 2. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated QLE LAN. 4. This signal is in the primary well.
GPP_C5 / SML4_ALERT#	eSPI or LPC	Rising edge of RSBRST#	This signal has a weak internal pull-down. 0 = LPC is selected (for EC). (Default). 1 = eSPI is selected (for EC). Notes: 1. The internal pull-down is disabled after RSBRST# de-asserts. 2. This signal is in the primary well. Warning: If this strap is configured to '0' (eSPI is disabled), the eSPI Flash Sharing Mode strap must be configured to '0' as well (SFS is disabled).
SPIO_MOSI	Reserved	Rising edge of RSBRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
GPP_H15 / SML3_ALERT#	Reserved	Rising edge of RSBRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
GPP_B23 / SML4_ALERT# / PCH_HOT#	Intel® DCI-OOB	Rising edge of RSBRST#	This signal has an internal pull-down. 0 = Disable Intel® DCI-OOB (Default). 1 = Enable Intel® DCI-OOB. Notes: 1. The internal pull-down is disabled after RSBRST# de-asserts. 2. When used as PCH_HOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
SPIO_IO2	Reserved	Rising edge of RSBRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

Signal	Usage	When Sampled	Comment
SPIO_I03	Reserved	Rising edge of RSBRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
HDA_SDO / I2S0_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWRCK	0 = Enable security measures defined in the Flash Descriptor. (Default). 1 = Disable Flash Descriptor Security (overrides). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PCH_PWRCK is high. 2. This signal is in the primary well. This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default). 1 = Slave Attached Flash Sharing (SAFS) enabled.
GPP_H12 / SML4_ALERT#	eSPI Flash Sharing Mode	Rising edge of RSBRST#	Notes: 1. The internal pull-down is disabled after RSBRST# de-asserts. 2. This signal is in the primary well. Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled).
GPP_I6 / DDPB_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWRCK	This signal has a weak internal pull-down. 0 = Port B is not detected. (Default). 1 = Port B is detected. Notes: 1. The internal pull-down is disabled after PCH_PWRCK de-asserts. 2. This signal is in the primary well.
GPP_I8 / DDPB_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWRCK	This signal has a weak internal pull-down. 0 = Port C is not detected. (Default). 1 = Port C is detected. Notes: 1. The internal pull-down is disabled after PCH_PWRCK de-asserts. 2. This signal is in the primary well.
GPP_I10 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWRCK	This signal has a weak internal pull-down. 0 = Port D is not detected. (Default). 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PCH_PWRCK de-asserts. 2. This signal is in the primary well.
GPP_F23	Display Port F Detected	Rising edge of PCH_PWRCK	This signal has a weak internal pull-down. 0 = Port F is not detected. (Default). 1 = Port F is detected. Notes: 1. The internal pull-down is disabled after PCH_PWRCK de-asserts. 2. This signal is in the primary well.

Signal	Usage	When Sampled	Comment
GPP_J4 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSBRST#	This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH. 0 = 38.4 XTAL frequency selected. (Default). 1 = 24MHz XTAL frequency selected. Notes: 1. The internal pull-down is disabled after RSBRST# de-asserts. 2. This signal is in the primary well.
GPP_J6 / CNV_RGI_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSBRST#	An external pull-up or pull-down is required. 0 = Integrated CNVi enable. 1 = Integrated CNVi disable.
GPP_J9	1.8V VCCSPI	Rising edge of RSBRST#	The signal has a weak internal pull-down 0 = VCCSPI is connected to 3.3V rail 1 = VCCSPI is connected to 1.8V rail Notes: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os.
GPD7	Reserved	Rising edge of PCH_PWRCK	External pull-up is required. Recommend 100K. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



15 SPI_CS_PCH_N0 >>
 15.23 SPI_SO_PCH <<
 15.23 SPI_WP_PCH <<
 15.23 SPI_HOLD_PCH <<
 15.20 SPI_CLK_PCH <<
 15.23.99 SPI_SI_PCH <<
 24 SPI_WP_R_N <<



<Core Design>

wistron


Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title
Flash&RTC

Size B Document Number
Consumer AIO Petra238i


Rev
1A






Date: Wednesday, July 25, 2018 Sheet 25 of 107








24 CPU_FANCTL1 >> _____

24 CPU_FANTACH1 >> _____









28 SPKR_OUT_L+
28 SPKR_OUT_L-
28 SPKR_OUT_R+
28 SPKR_OUT_R-

LC need to
close AMP IC



Need to check Pin define



RSVD

<Variant Name>












Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
Audio Speak&Woofers

Size B	Document Number Consumer AIO Petra238i	Rev 1A
------------------	--	------------------

Date: Wednesday, July 25, 2018	Sheet 1	30 of 105
--------------------------------	---------	-----------



Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title RJ45&Transformer			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	32 of 107

USB3.1 PCH signal









- 19 USB30_TX_R_N1
- 19 USB30_TX_R_P1
- 19 USB31_RX_C_N1
- 19 USB31_RX_C_P1

USB2.0 Siganl

- 16 USB_PCH_PN1
- 16 USB_PCH_PP1

Control Siganl

- 24 1012C_EN1
- 36 USB_EN
- 24 CONF1_SCL1
- 24 CONF2_SDA1



Reserved




16 USB30_OC0# >> _____

16,36 USB30_OC1# >> _____

8,20,24,40 SLP_S4_N >>> _____

24 EC_USB_POWER_EN >>> _____

34 USB_EN >>> _____



The schematic diagram illustrates the USB power section. A 5V USB power source is connected to a USB_EN signal line. The USB_EN line is connected to a 100kR2J-1-GP pull-down resistor and a 0R2J-2-GP resistor. A dashed orange box highlights a section of the circuit with a note: "-1 Layout modify short pad". The components are labeled R3605, R3606, and R3602.

USB Port8 -> WEBCAM

USB signal for WEBCAM



16 USB_PCH_PP8
16 USB_PCH_PN8

Audiod codec DMIC

27 DMIC_DATA
27 DMIC_CLK
27 DMIC_DATA2
27 DMIC_CLK2

PCH DMIC



20 PCH_DMIC_CLK
20 PCH_DMIC_DATA
20 PCH_DMIC_CLK2
20 PCH_DMIC_DATA2
16 BOARD_ID_1



USB Port7 -> Touch

USB signal for Touch

16 USB_PCH_PP7
16 USB_PCH_PN7



<Core Design>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsinchu, Taipei, Taiwan

File: **USB20_FRONT HEADER**

Size: **Consumer Number**
Customer: **Consumer AIO Petra2381**

Date: **Wednesday, July 25, 2018**

Sheet: **37** of **107**









Rev: **1A**

USB 3.1 signal


19 USB30_RX_PCH_N2 <<>
 19 USB30_RX_PCH_P2 <<>
 19 USB30_TX_CMC_N2 >>>
 19 USB30_TX_CMC_P2 >>>
 19 USB30_RX_PCH_N3 <<>
 19 USB30_RX_PCH_P3 <<>
 19 USB30_TX_CMC_N3 >>>
 19 USB30_TX_CMC_P3 >>>
 19 USB30_TX_CMC_N4 <<>
 19 USB30_TX_CMC_P4 <<>
 19 USB30_RX_PCH_N4 >>>
 19 USB30_RX_PCH_P4 >>>

USB 2.0 signal


16 USB_PCH_PP2 <<>
 16 USB_PCH_PN2 <<>
 16 USB_PCH_PP3 <<>
 16 USB_PCH_PN3 <<>
 16 USB_PCH_PP4 <<>
 16 USB_PCH_PN4 <<>




USB3.1 REAR PORT1






USB3.1 REAR PORT3




USB3.1 REAR PORT2



ESD



ESD



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX


Reserved

<Core Design>







		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title USB30_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	39 of 107

50 VTT_EN <<
 50 VDDQ_EN <<
 54 VPP_EN <<
 54 P2VS_VPP_PG <<
 8.20.24.36 SLP_S4_N >>
 50 DDR_VTT_CNTL_CPU >>
 53 VCCIO_EN <<
 50 PWR_VDDQ_PG >>
 40.46 VCORE_PG >>
 52 VCCSA_PG >>
 6.99 CPU_VCCST_PWRGD <<
 20.65 PCH_PWROK <<
 24.43 S0_PWR_GOOD >>
 40.46 VCORE_PG >>
 20.24.41.50.54.95 PM_SLP_S3M >>
 20.65.99 PCH_SYSPWROK <<
 24.46 IMVPS_EN <<
 40.53 VCCIO_PWRGD >>
 40.53 VCCIO_PWRGD >>
 40.46 VCORE_PG >>
 52 VCCSA_EN <<
 20.24.57.95 PM_SLP_S3M >>
 17 CPU_VCCIO_PWR <<


Power Sequence



2014/11/11 DDR4 Sequence



ANNIE Run Power




20,24,40,50,54,95 PM_SLP_S3# >>_____

17,40 CPU_VCCIO_PWR >>_____

20,24,40,57,95 PM_SLP_S0# >>_____

EUP Power



24,66 CTRL0_EUP>>_____

<Core Design>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title	Switch power_DS3
-------	------------------

Size B	Document Number Consumer AIO Petra238i
-----------	--

Rev	
1A	


Date: Wednesday, July 25, 2018 Sheet 41 of 107

RSVD


<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title RSVD			
Size B	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet 42	of 107

ANNIE solution




DCBATOUT switch



6.24 PROCHOT#_ECIO <<

79 GPIO_ALERT# <<


24.40 S0_PWR_GOOD >>



<Core Design>

RSVD

<Core Design>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

OZ554A LED Converter

Size

Customer

Document Number

Rev

Consumer AIO Petra238i

1A

Date


Wednesday, July 25, 2018

Sheet

44

of


107



eloy-motherboards.blogspot.com

<Core Design>


Intel Coffee Lake-S IMVP8 POWER 35W



PWR_CORE


084.36358.0037 AON836358
Vgs @ 4.5V,
Id = 24A,
Rds(on) = 8.2mohm,

084.36356.0037 AON836356
Vgs @ 4.5V,
Id = 26A,
Rds(on) = 4mohm,



S62-35W
TDC 74A
IMAX 104A,
OCP>120A


S42-35W
TDC 45A
IMAX 66A,
OCP>80A



PWR_VCCGT


084.36358.0037 AONS36358
Vgs @ 4.5V,
Id = 24A,
Rds (on) = 8.2mohm,





084.36356.0037 AONS36356
Vgs @ 4.5V,
Id = 26A,
Rds (on) = 4mohm,




<Core Design>	
Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsinchu, Taipei Hsinchu	
Title: V_GT OUTPUT(NCP81151)	
Size: Document Number	Rev: SA
Date: Wednesday, July 25, 2018	
Sheet: 48 of 107	

PWR_12V







PWR_1D0V




<Core Design>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsinchu, Taipei Hsien	
File: PCH_1P0V(RT8237C)			
Size	Document Number		Rev
Custom	Consumer AIO PetraZ38i		1A
Date:	Wednesday, July 25, 2018	Sheet 51 of 107	

PWR_VCCSA



PWR_VCCIO




<Core Design>

wistron®		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title VCC_IO(RT8237C)			
Size	Document Number	Rev	
Customer	Consumer AIO Petra2381	1A	
Date	Wednesday, July 25, 2018	Sheet	53 of 107

PWR_2D5V_VPP


40 P2V5_VPP_PG <<

40 VPP_EN >>



LDO: PWR_1D5V

20,24,40,41,50,95 PM_SLP_S3# >>



TLV70215 for HDMI1

Max output Current =250mA




<Core Design>

wistron
Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Haichih, Taipei Hsien


Title		DCDC_2D5V (APL5930)
Size	Document Number	Consumer AIO Petra238i
Customer	Date	Wednesday, July 25, 2018
Rev	Sheet	54 of 107
1A		

SSID = VIDEO


LVDS



LVDS connector



Panel power




<Core Design>

HDMI



56.95 HDMI1_D2+ <<<<<<
56.95 HDMI1_D2- <<<<<<
56.95 HDMI1_D1+ <<<<<<
56.95 HDMI1_D1- <<<<<<
56.95 HDMI1_D0+ <<<<<<
56.95 HDMI1_D0- <<<<<<
56.95 HDMI1_CK+ <<<<<<
56.95 HDMI1_CK- <<<<<<

24.56.95 DET_HDMI# <<<<<<




95 DDC_WP <<<<<<
56.95 HDMI1_SDA <<<<<<
56.95 HDMI1_SCL <<<<<<
95 HDMI_HDCP_READY <<<<<<
24.56.95 DET_HDMI# <<<<<<



HDMI_CLK & DATA level shift
don't need from Scalar



HDMI-IN Connector



<Core Design>

wistron


Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Heichih, Taipei Hsien

Title		HDMI IN	
Size	Document Number	Consumer AIO Petra2381	Rev 1A
Date	Wednesday, July 25, 2018	Sheet 56 of 107	

HDMI Level Shifter & CONNECTOR

4 DDPC_DATA0
4 DDPC_DATA0#
4 DDPC_DATA1
4 DDPC_DATA1#
4 DDPC_DATA2
4 DDPC_DATA2#

4 DDPC_CLK
4 DDPC_CLK#



Reserved

<Core Design>


		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title DVI/CRT_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	58 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Display switch_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	59 of 107

Reserved

<Core Design>			
		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Haichih, Taipei Hsien	
Title HDD/ODD			
Size	Document Number		Rev
Custom	Consumer AIO Aurora		SA
Date:	Wednesday, July 25, 2018	Sheet 60 of 107	

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Mini PCIE Card TV Tuner			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet 61 of 107	

M.2 2230 / 1630 Key E Type

SMBUS

20 SMB_DATA_RESUME
20 SMB_CLK_RESUME

USB for BT

16 USB_PCH_PP14
16 USB_PCH_PN14

PCIE X1 & CLK

16 PCIE_RX_PCH_N7
16 PCIE_TX_PCH_P7
16 PCIE_TX_WLAN_N7
16 PCIE_TX_WLAN_P7
18 PEG_CLK1_WLAN#
18 PEG_CLK1_WLAN#
20 PCH_SUSCLK_WLAN

Control signal


15 W1_DISABLE_N
15 W2_DISABLE_N
20 SLP_WLAN_N
24.62 LAN_EN_PWR_SIO
24 PCIE_WLAN_WAKER#
24.62 LAN_EN_PWR_SIO
17 NGFF_WIFI_PWR_CRL

OTHERS


20 PCIE_WAKE_N_PCIE
24 PLT_WLAN_RST#
18 PEG_CLKREQ1_WLAN#

CNV1

17 CNV_WT_1_DN
17 CNV_WT_1_DP
17 CNV_WT_0_DN
17 CNV_WT_0_DP
17 CNV_WT_CLK_DN
17 CNV_WT_CLK_DP
17.23 CNV_BRI_RSP
17.23 CNV_RGI_DT
17.23 CNV_RGI_RSP
17.23 CNV_BRI_DT
17.23 GPP_J_0 CNV_BLANKING
17.23 GPP_J_8 CNV_TXD
17 GPP_J_8 CNV_RXD
17 WLAN_RST_PCH
17 WLAN_DAT_PCH
17 WLAN_CLK_PCH
17 CNV_WR_1_DN
17 CNV_WR_1_DP
17 CNV_WR_0_DN
17 CNV_WR_0_DP
17 CNV_WR_CLK_DN
17 CNV_WR_CLK_DP
17 CNV_DET



WLAN Power



<Core Design>

wistron






Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

Title: **WLAN and BT-NGFF**

Size: Custom Document Number
Customer: **Consumer AIO Petra2381**

Date: Wednesday, July 25, 2018 Sheet 62 of 107 Rev 1A





PWR BTN




<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Haichih, Taipei Hsein	
File	PWR BT/Side Key/LED		
Size	Document Number	Rev	
Customer	Consumer AIO Petra2381		
Date	Wednesday, July 25, 2018	Sheet	64 of 107



Stand off&Hole



2016/11/28
Die-Vu modify



EMI CAP



DUMMY BOM Material part


eloy-motherboards.blogspot.com

Battery Symbol




BAT3
BATTERY CR2032
(R_23.20068.001)

Vendor
P/N:
23.20068.001
23.20023.311
23.22063.001



BAT2
BATTERY BR2032_60MM
(R_23.24220.612)
Wire Length:60mm
耐高温度>85C
Vendor
P/N:
23.21208.061
23.24220.612

SKYLAKE SOCKET



GSKT1
GASKET
(R_334.03508.0001)




GSKT2
GASKET
(R_334.0350F.0001)

GASKET FOR WIESON HDMI


GASKET FOR TCONN HDMI

PCB Symbol



PCB1
PCB
(R_)

HeatSink Symbol



PCHHS1
HEATSINK
(60.3MN01.032)


Vendor
P/N:
60.3MN01.011(second source)
60.3MN01.001

LABEL



LABEL1
LABEL
(40.3B223.011) MB serial NO# and MAC address
40.3B224.011 -> 30 x 15mm
Vendor
P/N:
40.3KP03.011 -> 35 x 15mm
(R_45.3J904.011) 45.41107.021 -> 70 x 8mm
CARD
45.ACA01.0C1 -> 32 x 7mm
MIC CARD
345.02801.0001 -> 12 x 6mm

HeatSink+FAN Symbol




Vendor
P/N:

<Core Design>

wistron
Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Haichih, Taipei Hsin


Title		Stand off&EMI Cap&DUMMY BOM	
Size	Document Number	Consumer AIO Petra2381	
C			
Date:	Wednesday, July 25, 2018	Sheet	85 of 107



Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title COM_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	67 of 107



<Core Design>



Wistron Incorporated

21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

Debug

Size
A

Document Number
Consumer AIO Petra238i

Rev
1A

Date: Wednesday, July 25, 2018

Sheet 68 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title LPT_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	69 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title G sensor_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	70 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Thunderbolt_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	71 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Thunderbolt_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	72 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Thunderbolt_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	73 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Thunderbolt_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	74 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Thunderbolt_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	75 of 107

79 GPU_PEX_RST_HOLD >>>
16.24 SIO_DGPU_HOLD_RST# >>>
15.24.65.68 PLTRST#_PCH >>>
79 PEX_RST_GPU <<<
79 SYS_PEX_RST_MON# <<<

Control Sigal


16.24.86 DGPU_PWROK >>>
18 PEG_CLKREQ_CPU# >>>

PCIE CLK


18 CLK_GFX_P >>>
18 CLK_GFX_N >>>

PCIE signal

3 PEG_RXP0 >>>
3 PEG_RXN0 >>>
3 PEG_C_TXP0 >>>
3 PEG_C_TXN0 >>>
3 PEG_RXP1 >>>
3 PEG_RXN1 >>>
3 PEG_C_TXP1 >>>
3 PEG_C_TXN1 >>>
3 PEG_RXP2 >>>
3 PEG_RXN2 >>>
3 PEG_C_TXP2 >>>
3 PEG_C_TXN2 >>>
3 PEG_RXP3 >>>
3 PEG_RXN3 >>>
3 PEG_C_TXP3 >>>
3 PEG_C_TXN3 >>>



GC6 Sequence differences



Ball Location	N16/GB2B-64 Ball Name	N17/GB2C-64 Ball Name	What to do for an N17/GB2C-64 GPU on an N16/GB2B-64 GPU board
AA22	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA23	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA24	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA25	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA26	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA27	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA10	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA12	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA13	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA14	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA18	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA19	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA20	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA21	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA22	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA23	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA24	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA25	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA26	PEX_I0VDD	PEX_I0VDD	Note power supply change
AA27	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF22	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF23	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF24	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF25	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF26	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF27	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF28	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF29	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF30	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF31	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF32	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF33	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF34	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF35	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF36	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF37	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF38	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF39	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF40	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF41	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF42	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF43	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF44	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF45	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF46	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF47	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF48	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF49	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF50	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF51	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF52	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF53	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF54	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF55	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF56	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF57	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF58	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF59	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF60	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF61	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF62	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF63	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF64	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF65	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF66	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF67	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF68	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF69	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF70	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF71	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF72	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF73	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF74	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF75	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF76	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF77	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF78	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF79	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF80	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF81	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF82	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF83	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF84	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF85	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF86	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF87	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF88	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF89	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF90	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF91	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF92	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF93	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF94	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF95	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF96	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF97	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF98	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF99	PEX_I0VDD	PEX_I0VDD	Note power supply change
AF100	PEX_I0VDD	PEX_I0VDD	Note power supply change




Figure 8. PEX Decoupling and Filtering for Co-Design




Figure 18. PEX Voltage Supplies Co-Design

GPU	Capacitor Type	Footprint	Population	Location
N16 PEX_I0VDD (N17 PEX_I0VDD) Supply Rail				
GB2B-64	1.0 uF	X55	1	Under GPU
GB2C-64	4.7 uF	X55	1	Under GPU
	4.7 uF	X55	1	Near GPU
	10 uF	X55	1	Near GPU
	22 uF	X55	1	Near GPU
N16 PEX_I0VDD (N17 PEX_I0VDD) Supply Rail				
GB2B-64	1.0 uF	X55	1	Under GPU
GB2C-64	4.7 uF	X55	1	Near GPU
	10 uF	X55	1	Near GPU
	22 uF	X55	1	Near GPU

GPU	Capacitor Type	Footprint	Population	Location
PEX_PLL_VDD0 Supply Rail				
GB2B-64	0.1 uF	X78	1	Near GPU
GB2C-64	0.1 uF	X78	1	Near GPU

GPU	Capacitor Type	Footprint	Population	Location
PEX_PLL_VDD0 Supply Rail				
GB2B-64	0.1 uF	X78	1	Near GPU
GB2C-64	0.1 uF	X78	1	Near GPU




Figure 1-10 shows the pin connections for the GP11B module. The diagram is divided into two main sections: the 514 IFPC module and the 3 OF 14 IFPC module.

514 IFPC Module:

- P6:** IFPC_I0VDD
- M7/N7:** IFPC_PLLVDD_1, IFPC_PLLVDD_2
- T8:** IFPC_RSET
- NC FOR GP11B2M0B:** Not connected for GP11B2M0B

3 OF 14 IFPC Module:




- N5/N4:** IFPC_AUX_0CW/SDA0, IFPC_AUX_0CW_SCL
- N3/N2:** IFPC_L38, IFPC_L3
- R3/R2:** IFPC_L28, IFPC_L2
- R1/T1:** IFPC_L18, IFPC_L1
- T3/T2:** IFPC_L08, IFPC_L0
- GP17:** NC
- GPIO15:** C3

The GP11B module is labeled with the part number **N10S-QM-S-A2-GP1 (G_KG.SG10V.001)**.

3 OF 14

[illegible]

NOTE 5: PCIe_CFG default setting is 0(high power/high swing), for some NB projects, this should be 1(lower power/low swing)





GPIO0, GPIO6 is for GC6 feature, no need to connect since this project won't support GC6.
GPIO1 is for FB voltage control, no need to connect since the FBVDDQ is 1.5V for all P-States.
GPIO12 : High->AC Mode, Low->Battery Mode enter slow down functionpull for power saving. Recommend: Pull-High for AC mode.
GPIO13 PSI : Change Phase from two to one, and then enter slow down functionpull for power saving.

GPIO Pin	N16 GPU Function	N16 GPU Function on Co-Design	N17 GPU Function	Comments
GPIO0	GC6_FB_EN	PWM_VID	PWM_VID	N17 PWM_VID for NVDDO supply
GPIO1	MEM_VDD_CTL	GC6_FB_EN	GC6_FB_EN	
GPIO2	LCD_BL_PWM	GPU_EVENT#	GPU_EVENT#	
GPIO3	LCD_VCC	RESERVED	RESERVED	RESERVED
GPIO4	LCD_BLEN	3V3_MAIN_EN	1V8_MAIN_EN	
GPIO5	3V3_MAIN_EN	FRAME_LOCK#	FRAME_LOCK#	
GPIO6	GPU_EVENT#	PSI	PSI	N17 PSI for NVDDO supply
GPIO7	3D VISION	LCD_BL_PWM	LCD_BL_PWM	
GPIO8	SYS_PEX_RST_MON#	IFFP_HPD	MEM_VDD_CTL	
GPIO9	THERM_ALERT	THERM_ALERT	THERM_ALERT	Same
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	MEM_VREF_CTL	Same
GPIO11	PWM_VID	LCD_VDD	LCR_VDD	
GPIO12	PWR_LEVEL	PWR_LEVEL	PWR_LEVEL	Same
GPIO13	PSI	LCD_BLEN	LCD_BLEN	
GPIO14	HPD_IFFP	HPD_IFFP	HPD_IFFP	Same
GPIO15	HPD_IFFP	HPD_IFFP	HPD_IFFP	
GPIO16	FRAME_LOCK#	SYS_PEX_RST_MON#	RESERVED	
GPIO17	HPD_IFFD	HPD_IFFD	HPD_IFFD	Same
GPIO18	HPD_IFFP	HPD_IFFP	HPD_IFFP	Same
GPIO19	HPD_IFFP or HPD_IFFB	3D VISION	3D VISION	
GPIO20	RESERVED	IFFP_HPD	RESERVED	
GPIO21	GPU_PEX_RST_HOLD#	GPU_PEX_RST_HOLD#	RESERVED (OC_WARN)	
GPIO22	-	-	RESERVED	New N17 GPIO
GPIO23	-	-	RESERVED	New N17 GPIO

STRAP


Ball Location Straps	N16/GB2B-64 Ball Name	N17/GB2C-64 Ball Name	What to do for an N17/GB2C-64 GPU on an N16/GB2B-64 GPU board
C1	NC	STRAPS	Add necessary pull-up and pull-down resistor(s)
F6	MULTI_STRAP_REF0_GND	NC	Depopulate pull-down resistor to GND
F5	MULTI_STRAP_REF2_GND	NC	



Display	SRIOV_EXPRESS	LINKS	EXP	Not in Use
Standard mode	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
Split mode <i>IS</i>	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
Split mode <i>EF</i>	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0
	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 1	SRIOV_EXPRESS + 0	SRIOV_EXPRESS + 0

Note:

- G26-64 packages GPs are configured with no display output so all links are considered Hot in Use.



Memory Type	FVBD0/ FVBD0C	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Storage Strap	Memory Speed Grade (MHz)	Memory Data Rate	Status
			Hynix	H5GQ2G4LUR-8AC	A-0e	0x1	3000	N/A	Substitution allowed with caution
			Micron	MT1TJ25A32DF-40A	A-0e	0x1	2500	N/A	Production ready
			Micron	MT1TJ25A32DF-40A	A-0e	0x1	3000	N/A	Substitution allowed with caution
			Micron	MT1TJ25A32DF-70B	B-0e	0x8	3000	N/A	Production ready
			Micron	MT1TJ25A32DF-70B	B-0e	0x8	3000	N/A	Substitution allowed with caution
			Hynix	H5GBE8D4L3R-80C	A-0e	0x9	3000	N/A	Production ready
			Hynix	H5GBE8D4L3R-80C	A-0e	0x9	3000	N/A	Substitution allowed with caution
			Hynix	H5GBE8D4L3R-80C	A-0e	0x9	3000	N/A	Substitution allowed with caution
H5GBE8D4L3R-80C (A7J747m)				H5L86905D-035					
MT1TJ25A32DF-70B (J2L58/3nm)				H5L86904-035					


Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 15-1. Device Specific Strap Mode Selection

MMIO Strap: Pwr2_G0D	Keep high (G0D) for pull up to P27_G0D and pull down to G0D. Nagyl (G0D) is to G0D
----------------------	---

XTAL



THERMAL PROTECTION







Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 1	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	S0R1_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				


TABLE 1: STRAP DECODE ACCORDING TO TERMINATION RESISTANCE/VOLTAGE




TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [3:0]	GND [3:0]
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

Ball Location	N16/GB2B-64 Ball Name	N17/GB2C-64 Ball Name	What to do for an N17/GB2C-64 GPU on an N16/GB2B-64 GPU board
L11	VDD	VDD5	Name change only
L17	VDD	VDD5	"
M14	VDD	VDD5	"
P10	VDD	VDD5	"
P12	VDD	VDD5	"
P16	VDD	VDD5	"
P18	VDD	VDD5	"
T14	VDD	VDD5	"
U11	VDD	VDD5	"
U17	VDD	VDD5	"



Ball Location	N16/GB2B-64 Ball Name	N17/GB2C-64 Ball Name	What to do for an N17/GB2C-64 GPU on an N16/GB2B-64 GPU board
D10	PGOOD	NC	Name change only
V5	FERMI_RSVD1	RSV_XVDD_63	Name change only
V6	FERMI_RSVD2	RSV_XVDD_64	Name change only
F11	NC	GPCPLL_AVDD	Connect to VDD_MAIN (1.8V)





Byte 0
0~7

Byte 1
8~15

Byte 2
16~23

Byte 3
24~31





TABLE
GDDR5 VIDEO MEMORY

	072.05424.0A0U	072.44132.000U	072.04032.000N
	HYNIX 4GBITS (128Mx32)	SAMSUNG 4GBITS (128Mx32)	Micron 4GBITS (128Mx32)
VRAM1 VRAM2	H5GC4H24AJR-T2C	K4G41325FC-HC03	EDW4032BABG-60-F-D



U22 DIS

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title VRAM CHANNEL-A

Size A3 Document Number Consumer AIO Petra2381A Rev

Date: Wednesday, July 25, 2018 Sheet 81 of 108

Reserved

<Core Design>



Wistron Incorporated
21F, 88, Sec.1,Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

VRAM 5,6 (2/4)

Size
A

Document Number
Consumer AIO Petra238i

Rev
1A

Date: Wednesday, July 25, 2018 Sheet 83 of 107

Reserved

<Core Design>



Wistron Incorporated

21F, 88, Sec.1,Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

VRAM 7,8 (2/4)

Size
A






Document Number

Consumer AIO Petra238i

Rev
1A

Date: Wednesday, July 25, 2018

Sheet 84 of 107



Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title GPU Switch			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	87 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title GPU Switch			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet 88 of 107	

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title GPU Others			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	89 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title NFC			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	90 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title TPM_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	91 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title PS2_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	92 of 107

Reserved


<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Express Card_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	93 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Smart Card_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	94 of 107



SSID = SDIO

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Inter LAN_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	97 of 107

Reserved

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title LAN Switch_(R)			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	98 of 107

Reserved

<Core Design>



Wistron Incorporated
21F, 88, Sec.1,Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

Table of Content

Size
A

Document Number
Consumer AIO Petra238i

Rev
1A

Date: Wednesday, July 25, 2018 Sheet 100 of 107

Reserved

<Core Design>



Wistron Incorporated

21F, 88, Sec.1,Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

GPIO table

Size
A


Document Number
Consumer AIO Petra238i


Rev
1A


Date: Wednesday, July 25, 2018


Sheet 101 of 107


POWER ON SEQUENCE











eloy-motherboards.blogspot.com

<Core Design>

		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Other RSVD			
Size A	Document Number Consumer AIO Petra238i		Rev 1A
Date:	Wednesday, July 25, 2018	Sheet	107 of 107