

Compal Confidential

Model Name : JE50-HR/SJV50-HR

Compal Project Name : P5WE0/P5WS0

File Name : LA-6901P

Compal Confidential

JE50-HR/SJV50-HR(P5WE0/P5WS0) M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH

Nvidia N12P GS/GV


2011-02-08

REV: 2.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	5
				Date: Wednesday, June 08, 2011	Sheet 1 of 61

<http://sualaptop365.edu.vn>

Fan Control
page 42



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	E
				Date: Wednesday, June 08, 2011	Sheet 2 of 81

<http://sualaptop365.edu.vn>

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & BT & USB30 & USB20 Config

3G SKU: 3G@ USB30 SKU: USB30@ OPTMIUS SKU:OPT@
 BT SKU: BT@ USB20 SKU: USB20@ Non-OPTMIUS SKU:NOPT@
 LAN Chip A0 version: A0@ N12P-GS:GS@
 LAN chip B0 Version: B0@ N12P-GV:GV@

BOM Config

UMA Only: BT@3G@/USB30@/UMA@/UMAO@/NOPT@/A0@
 OPTIMUS (N12P-GS): BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GS@
 DIS Only (N12P-GS): BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GS@
 OPTIMUS (N12P-GV): BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GV@
 DIS Only (N12P-GV): BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GV@
 VRAM P/N :
 64*16
 Samsung : SA000035700
 Hynix : SA000032400/SA0000324C0
 128*16
 Samsung : SA00003MQ40
 Hynix : SA00003VS00

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT
 EVT2
 DVT
 PVT
 Pre-MP

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA Only	UMAO@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@
N12P-GS	GS@
N12P-GV	GV@

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
		2	USB3.0 colay USB2.0 Conn.
	UHCI1	3	USB/B Colay USB3.0
		4	
	UHCI2	5	
EHCI2	UHCI3	6	
		7	
		8	Mini Card 1(WLAN)
	UHCI4	9	3G/B(WWAN)
		10	Camera
		11	Mini Card 2(Reserved)
	UHCI5	12	3G/B(SIM Card)
		13	BlueTooth


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	E
				Date: Wednesday, June 08, 2011	Sheet 3 of 81

ZZZ
DA60000KC10



+1.05VS_VTT
R145
24.9_0402_1%

eDP_COMPPIO and ICOMPO signals should be shorted near balls,
Trace Width for EDP_COMPPIO=4mils,
EDP_ICOMPO=12mils,
and both length less than 500 mils...
should not be left floating
,even if disable eDP function...



PCI EXPRESS* - GRAPHICS

PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMP



PEG_RX#0]	K33	PEG GTX C HRX N15	C46	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N15
PEG_RX#1]	M35	PEG GTX C HRX N14	C49	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N14
PEG_RX#2]	L34	PEG GTX C HRX N13	C51	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N13
PEG_RX#3]	J32	PEG GTX C HRX N12	C53	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N12
PEG_RX#4]	H34	PEG GTX C HRX N11	C60	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N11
PEG_RX#5]	H34	PEG GTX C HRX N10	C71	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N10
PEG_RX#6]	H31	PEG GTX C HRX N9	C75	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N9
PEG_RX#7]	G33	PEG GTX C HRX N8	C82	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N8
PEG_RX#8]	G30	PEG GTX C HRX N7	C92	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N7
PEG_RX#9]	F35	PEG GTX C HRX N6	C93	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N6
PEG_RX#10]	F34	PEG GTX C HRX N5	C102	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N5
PEG_RX#11]	E32	PEG GTX C HRX N4	C111	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N4
PEG_RX#12]	D33	PEG GTX C HRX N3	C113	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N3
PEG_RX#13]	D31	PEG GTX C HRX N2	C125	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N2
PEG_RX#14]	B33	PEG GTX C HRX N1	C129	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N1
PEG_RX#15]	C32	PEG GTX C HRX N0	C144	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX N0
PEG_RX#0]	J33	PEG GTX C HRX P15	C47	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P15
PEG_RX#1]	L35	PEG GTX C HRX P14	C50	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P14
PEG_RX#2]	K34	PEG GTX C HRX P13	C52	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P13
PEG_RX#3]	H35	PEG GTX C HRX P12	C56	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P12
PEG_RX#4]	H32	PEG GTX C HRX P11	C66	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P11
PEG_RX#5]	G34	PEG GTX C HRX P10	C68	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P10
PEG_RX#6]	F33	PEG GTX C HRX P9	C81	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P9
PEG_RX#7]	F30	PEG GTX C HRX P8	C86	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P8
PEG_RX#8]	F30	PEG GTX C HRX P7	C89	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P7
PEG_RX#9]	F35	PEG GTX C HRX P6	C100	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P6
PEG_RX#10]	E33	PEG GTX C HRX P5	C105	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P5
PEG_RX#11]	E32	PEG GTX C HRX P4	C106	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P4
PEG_RX#12]	D34	PEG GTX C HRX P3	C117	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P3
PEG_RX#13]	C31	PEG GTX C HRX P2	C119	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P2
PEG_RX#14]	C33	PEG GTX C HRX P1	C135	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P1
PEG_RX#15]	B32	PEG GTX C HRX P0	C138	1	2	DIS@ 0.22U 0402 10V6K	PEG GTX HRX P0
PEG_TX#0]	M29	PEG HTX GRX N15	C516	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N15
PEG_TX#1]	M32	PEG HTX GRX N14	C520	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N14
PEG_TX#2]	M31	PEG HTX GRX N13	C529	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N13
PEG_TX#3]	L29	PEG HTX GRX N12	C534	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N12
PEG_TX#4]	K29	PEG HTX GRX N11	C538	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N11
PEG_TX#5]	K31	PEG HTX GRX N10	C540	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N10
PEG_TX#6]	K28	PEG HTX GRX N9	C542	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N9
PEG_TX#7]	J30	PEG HTX GRX N8	C544	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N8
PEG_TX#8]	J28	PEG HTX GRX N7	C546	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N7
PEG_TX#9]	H29	PEG HTX GRX N6	C548	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N6
PEG_TX#10]	G27	PEG HTX GRX N5	C550	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N5
PEG_TX#11]	E29	PEG HTX GRX N4	C552	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N4
PEG_TX#12]	F27	PEG HTX GRX N3	C554	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N3
PEG_TX#13]	D28	PEG HTX GRX N2	C556	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N2
PEG_TX#14]	D26	PEG HTX GRX N1	C558	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N1
PEG_TX#15]	E25	PEG HTX GRX N0	C560	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX N0
PEG_TX#0]	M28	PEG HTX GRX P15	C515	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P15
PEG_TX#1]	M33	PEG HTX GRX P14	C528	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P14
PEG_TX#2]	M30	PEG HTX GRX P13	C533	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P13
PEG_TX#3]	L31	PEG HTX GRX P12	C536	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P12
PEG_TX#4]	K28	PEG HTX GRX P11	C539	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P11
PEG_TX#5]	K30	PEG HTX GRX P10	C541	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P10
PEG_TX#6]	K27	PEG HTX GRX P9	C543	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P9
PEG_TX#7]	J29	PEG HTX GRX P8	C545	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P8
PEG_TX#8]	J27	PEG HTX GRX P7	C547	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P7
PEG_TX#9]	H28	PEG HTX GRX P6	C549	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P6
PEG_TX#10]	G28	PEG HTX GRX P5	C551	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P5
PEG_TX#11]	F28	PEG HTX GRX P4	C553	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P4
PEG_TX#12]	E28	PEG HTX GRX P3	C555	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P3
PEG_TX#13]	D27	PEG HTX GRX P2	C557	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P2
PEG_TX#14]	E26	PEG HTX GRX P1	C559	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P1
PEG_TX#15]	D25	PEG HTX GRX P0	C561	1	2	DIS@ 0.22U 0402 10V6K	PEG HTX C GRX P0



PEG_ICOMPI and PEG_RCOMP signals should be shorted and routed,
max length = 500 mils, trace width=4mils
PEG_ICOMPO signals should be routed with - max
length = 500 mils, trace width=12mils
spacing =15mils

PEG GTX_HRX_N[0..15] 22
PEG GTX_HRX_P[0..15] 22
PEG HTX_C_GRX_N[0..15] 22
PEG HTX_C_GRX_P[0..15] 22

Security Classification	Compal Secret Data		Title	PROCESSOR(1/7) DMI,FDI,PEG
Issued Date	2011/02/08	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	JE50-HR/SJV50-HR M/B Schematics
			Date:	Wednesday, June 08, 2011
			Sheet	4 of 61

<http://sualaptop365.edu.vn>







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev E
				JES0-HR/SJV50-HR M/B Schematics	
				Wednesday, June 08, 2011	Sheet 6 of 61

<http://sualaptop365.edu.vn>


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled






PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training















All VREF traces should have 10 mil trace width




<Address(SA1,SA0): 00>
DIMM_1 Reserve H:8mm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	DDRIII DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	JES0-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	11 of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	DDRIII DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JES0-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	12 of 61



INTVRMEN


- * H : Integrated VRM enable
- L : Integrated VRM disable

(INTVRMEN should always be pull high.)







HDA_SDO as Capella ME override (GPIO33)

- * ME debug mode this signal has a weak internal PD Low = Disabled (Default)
- High = Enabled [Flash Descriptor Security Override]




This signal has a weak internal pull-down





- On Die PLL VR Select is supplied by
- * 1.5V when sampled high
- 1.8V when sampled low
- Needs to be pulled High for Huron River platform





SRTCST close RAM door




Prevent back drive issue.



change to port1 cause by intel SATA II issue (20110201)




R20 modify



	GPIO21
Switchable GPU	0
*Non-Switchable	1

Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1



<http://sualaptop365.edu.vn>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/02/08		Deciphered Date	
				2012/02/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN ANY MANNER WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PCH (2/8) PCIE, SMBUS, CLK	
				Document Number	
				JE50-HR/SJV50-HR M/B Schematics	
				Rev	
				E	
				Date: Wednesday, June 08, 2011	
Sheet 14 of 61					

22.40 ENBKL ← ENBKL R532 2 0.0402_5% IGPU_BKLT_EN
UMA@

+3VS
R174 1 UMA@ 2 2.2K 0402_5% CTRL_CLK
R158 1 UMA@ 2 2.2K 0402_5% CTRL_DATA
R156 1 UMA@ 2 2.2K 0402_5% PCH_LCD_CLK
R157 1 UMA@ 2 2.2K 0402_5% PCH_LCD_DATA

+3VS
R521 1 UMA@ 2 2.2K 0402_5% PCH_CRT_CLK
R522 1 UMA@ 2 2.2K 0402_5% PCH_CRT_DATA
R534 1 UMA@ 2 150 0402_1% PCH_CRT_B
R533 1 UMA@ 2 150 0402_1% PCH_CRT_G
R535 1 UMA@ 2 150 0402_1% PCH_CRT_R


Pull high at LVDS conn side.



LVDS

CRT

Digital Display Interface




SDVO_CTRLDATA strap pull high at level shift page

HDMI D2
HDMI D1
HDMI D0
HDMI CLK

Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE DISCLOSED OR REPRODUCED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
JES0-HR/SJV50-HR M/B Schematics				Rev E
Date: Wednesday, June 08, 2011				Sheet 16 of 81



<http://sualaptop365.edu.vn>



GPIO51 Internal pull high

Boot BIOS Strap bit1 BBS1

	Bit11	Bit10	Destination
GNT1# / GPIO51	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC






USB/B (Right side)
USB Conn. Colay USB3.0
USB/B (Right side)
USB/B (Right side), colay USB3.0

Some PCH config not support USB port 6 & 7.


Mini Card 1 (WLAN)
3G/B (WWAN)
CMOS Camera (LVDS)
Mini2 Card 2 (Reserved)
3G/B (SIM Card)
BlueTooth

Within 500 mils







GPIO28 HDA_SYNC PH(PLL +=+1.5VS)
On-Die PLL Voltage Regulator
This signal has a weak internal pull up


* H: On-Die voltage regulator enable
L: On-Die PLL Voltage Regulator disable





Deep S4,S5 wake event signal
RTC alarm,Power BTN,GPIO27
PCH_GPIO27 (Have internal Pull-High)
Deep S4,S5 wake event signal
No use PD to GND Check list1.0 P.70



GPIO24 Unmultiplexed
NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.
CRB1.0 PH10K to +3VALW





COUGARPOINT_FCBGA989-D



PECI CPU-EC
CTRL+ALT+DEL
non CPU power ok
130 degree
shut down

INIT3_3V
This signal has weak internal PU, can't pull low, leave NC
TS_VSSI-4
PD to GND




Project ID	GPIO69	GPIO70
* P5WE0	0	0
P7YE0	0	0
x	1	0
x	1	1

	GPIO71 PCH_GPIO71
*VRAM 800 MHz	0
VRAM 900 MHz	1

<http://sualaptop365.edu.vn>


Have internal VRM






+1.05V analog
internal clock PLL
Can NC

Not support Deep S4,S5
connect to +3VALW

GPI028
On-Die PLL Voltage Regulator
H: On-Die PLL voltage regulator enable
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2
, VCCAPLLSATA



SGA00001700
220U 2.5V M B2
ESR 35mohm@100KHz



POWER

3mA

119mA

1010mA

1mA

1mA

80mA

80mA

55mA

95mA

1mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA

10mA





10mA

10mA

10mA



10mA

VCC3_3 = 266mA detal waiting for newest spec
VCCDMI = 42mA detal waiting for newest spec










Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	PCH (8/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAISE CUSTOMER DEPARTMENT OR ACCEPTED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JES0-HR/SJV50-HR M/B Schematics	
				Date:	Wednesday, June 08, 2011	Rev E
				Sheet	20 of 61	

<http://sualaptop365.edu.vn>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAZAR CORPORATION OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JES0-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011




GPIO	I/O	USAGE
GPIO0	IN	N/A
GPIO1	IN	HPD_IFPC
GPIO2	OUT	N/A
GPIO3	OUT	N/A
GPIO4	OUT	N/A
GPIO5	OUT	GPU Core VID0
GPIO6	OUT	GPU Core VID1
GPIO7	OUT	N/A
GPIO8	IN	OVERT
GPIO9	OUT	ALERT
GPIO10	OUT	N/A
GPIO11	OUT	N/A
GPIO12	IN	PWR_LEVEL
GPIO13	OUT	N/A
GPIO14	OUT	N/A

VRAM Interface



Security Classification			Compal Secret Data		Title
Issued Date	2011/02/08	Deciphered Date	2012/02/08		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR BE DISCLOSED TO ANY OTHER DEPARTMENT OR TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number JE50-HR/SJV50-HR M/B Schematics
Date:	Wednesday, June 08, 2011	Sheet	23	of	61

For GB2-128 & GB2b-128 colayout....



For N12P-GS strap table


GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_Si	ROM_SO	ROM_SCLK
N12P-GS	800 MHz	64M* 16* 8 1GB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 5K	R127 PD 10K	R125 PU 15K
N12P-GS	900 MHz	64M* 16* 8 1GB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 15K	R127 PD 10K	R125 PU 15K
N12P-GS	900 MHz	64M* 16* 8 1GB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 20K	R127 PD 10K	R125 PU 15K
N12P-GS	800 MHz	128M* 16* 8 2GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 45K	R127 PD 10K	R125 PU 15K
N12P-GS	800 MHz	128M* 16* 8 2GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 35K	R127 PD 10K	R125 PU 15K

For N12P-GV (ES) strap table

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_Si	ROM_SO	ROM_SCLK
N12P-GV(ES)	800 MHz	64M* 16* 4 512MB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 5K	R128 PU 10K	R125 PU 15K
N12P-GV(ES)	900 MHz	64M* 16* 4 512MB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 15K	R128 PU 10K	R125 PU 15K
N12P-GV(ES)	900 MHz	64M* 16* 4 512MB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 20K	R128 PU 10K	R125 PU 15K
N12P-GV(ES)	800 MHz	128M* 16* 4 1GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 45K	R128 PU 10K	R125 PU 15K
N12P-GV(ES)	800 MHz	128M* 16* 4 1GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 35K	R128 PU 10K	R125 PU 15K

For N12P-GV-OP-B-A1 strap table

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_Si	ROM_SO	ROM_SCLK
N12P-GV OP-B-A1	800 MHz	64M* 16* 4 512MB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 5K	R128 PU 10K	R125 PU 5K
N12P-GV OP-B-A1	900 MHz	64M* 16* 4 512MB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 15K	R128 PU 10K	R125 PU 5K
N12P-GV OP-B-A1	900 MHz	64M* 16* 4 512MB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 20K	R128 PU 10K	R125 PU 5K
N12P-GV OP-B-A1	800 MHz	128M* 16* 4 1GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 45K	R128 PU 10K	R125 PU 5K
N12P-GV OP-B-A1	800 MHz	128M* 16* 4 1GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 35K	R128 PU 10K	R125 PU 5K




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	N12P POWER & GND 5/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ACCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev E
				JE50-HR/JV50-HR M/B Schematics	
Date	Wednesday, June 08, 2011			Sheet	26 of 61

<http://sualaptop365.edu.vn>

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

Command Bit	Default Pull-down
ODT#	10k
CKE#	10k
RST	10k
CS*	No Termination

Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)
AMD :SA00003PF10
(S IC D3 64M16/800 23EY2387MB-12 PG-TFPGA 96P 1.5V)

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB









Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*

Not Available

LOW HIGH




VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB











Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

	Command Bit	Default Pull-down
DDR3	ODT#	10k
	CKE#	10k
	RST	10k
	CS*	No Termination



VRAM DDR3 chips (1GB)




64Mx16 DDR3 *8==>1GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH

<http://sualaptop365.edu.vn>



LCD/LED PANEL Conn.





UMA Only / Optimus


TXOUT0+	0.0402 5% 2	UMA@	R471	PCH_TXOUT0+	PCH_TXOUT0+ 16
TXOUT0-	0.0402 5% 2	UMA@	R473	PCH_TXOUT0-	PCH_TXOUT0- 16
TXOUT1+	0.0402 5% 2	UMA@	R441	PCH_TXOUT1+	PCH_TXOUT1+ 16
TXOUT1-	0.0402 5% 2	UMA@	R452	PCH_TXOUT1-	PCH_TXOUT1- 16
TXOUT2+	0.0402 5% 2	UMA@	R434	PCH_TXOUT2+	PCH_TXOUT2+ 16
TXOUT2-	0.0402 5% 2	UMA@	R439	PCH_TXOUT2-	PCH_TXOUT2- 16
TXCLK+	0.0402 5% 2	UMA@	R432	PCH_TXCLK+	PCH_TXCLK+ 16
TXCLK-	0.0402 5% 2	UMA@	R430	PCH_TXCLK-	PCH_TXCLK- 16
I2CC_SCL	0.0402 5% 2	UMA@	R504	PCH_LCD_CLK	PCH_LCD_CLK 16
I2CC_SDA	0.0402 5% 2	UMA@	R499	PCH_LCD_DATA	PCH_LCD_DATA 16

Discrete ONLY

TXOUT0+	0.0402 5% 2	DISO@	R470	VGA_TXOUT0+	VGA_TXOUT0+ 24
TXOUT0-	0.0402 5% 2	DISO@	R472	VGA_TXOUT0-	VGA_TXOUT0- 24
TXOUT1+	0.0402 5% 2	DISO@	R440	VGA_TXOUT1+	VGA_TXOUT1+ 24
TXOUT1-	0.0402 5% 2	DISO@	R451	VGA_TXOUT1-	VGA_TXOUT1- 24
TXOUT2+	0.0402 5% 2	DISO@	R433	VGA_TXOUT2+	VGA_TXOUT2+ 24
TXOUT2-	0.0402 5% 2	DISO@	R438	VGA_TXOUT2-	VGA_TXOUT2- 24
TXCLK+	0.0402 5% 2	DISO@	R431	VGA_TXCLK+	VGA_TXCLK+ 24
TXCLK-	0.0402 5% 2	DISO@	R429	VGA_TXCLK-	VGA_TXCLK- 24
I2CC_SCL	0.0402 5% 2	DISO@	R503	VGA_LCD_CLK	VGA_LCD_CLK 22
I2CC_SDA	0.0402 5% 2	DISO@	R498	VGA_LCD_DATA	VGA_LCD_DATA 22



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA2222 CUSTOMER'S DEPARTMENT. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				JE50-HR/SJV50-HR M/B Schematics	
				Date: Wednesday, June 08, 2011	
				Sheet 31 of 81	




UMA Only / OPTIMUS










16	PCH_CRT_R	PCH_CRT_R	R420	UMA	1	0.0402_5%	CRT_R
16	PCH_CRT_G	PCH_CRT_G	R424	UMA	1	0.0402_5%	CRT_G
16	PCH_CRT_B	PCH_CRT_B	R422	UMA	1	0.0402_5%	CRT_B
16	PCH_CRT_HSYNC	PCH_CRT_HSYNC	R428	UMA	1	33_0402_5%	CRT_HSYNC
16	PCH_CRT_VSYNC	PCH_CRT_VSYNC	R426	UMA	1	33_0402_5%	CRT_VSYNC
16	PCH_CRT_CLK	PCH_CRT_CLK	R506	UMA	1	0.0402_5%	CRT_DDC_CLK
16	PCH_CRT_DATA	PCH_CRT_DATA	R501	UMA	1	0.0402_5%	CRT_DDC_DATA

Discrete only


22	VGA_CRT_R	VGA_CRT_R	R419	DISO	1	0.0402_5%	CRT_R
22	VGA_CRT_G	VGA_CRT_G	R423	DISO	1	0.0402_5%	CRT_G
22	VGA_CRT_B	VGA_CRT_B	R421	DISO	1	0.0402_5%	CRT_B
22	VGA_CRT_HSYNC	VGA_CRT_HSYNC	R427	DISO	1	0.0402_5%	CRT_HSYNC
22	VGA_CRT_VSYNC	VGA_CRT_VSYNC	R425	DISO	1	0.0402_5%	CRT_VSYNC
22	VGA_DDC_CLK	VGA_DDC_CLK	R505	DISO	1	0.0402_5%	CRT_DDC_CLK
22	VGA_DDC_DATA	VGA_DDC_DATA	R500	DISO	1	0.0402_5%	CRT_DDC_DATA




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ACCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				CRT Connector	
				Document Number	
				JE50-HR/SJV50-HR M/B Schematics	
				Date: Wednesday, June 08, 2011	
				Sheet 32 of 61	



INTEL use 680 Ohm for terminationn
in DG 1.5





NV use 499 Ohm for terminationn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	HDMI Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO BE ACCEPTED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	JE50-HR/SJV50-HR M/B Schematics
Date: Wednesday, June 08, 2011				Sheet	33 of 61

SATA HDD1 Conn.

CL 4.0 mm






change to port1 cause by intel
SATA II issue (20110201)

SATA ODD Conn.


R20 modify

13 SATA_PTX_DRX_P1
13 SATA_PTX_DRX_N1
13 SATA_PRX_DTX_N1
13 SATA_PRX_DTX_P1

C643 1 2 0.01U_0402_16V7K SATA_PTX_C_DRX_P2
C639 1 2 0.01U_0402_16V7K SATA_PTX_C_DRX_N2
C628 1 2 0.01U_0402_16V7K SATA_PRX_C_DTX_N2
C624 1 2 0.01U_0402_16V7K SATA_PRX_C_DTX_P2





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	HDD & ODD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	34 of 81




BOTH HAND: S X'FORM_ GST5009-D LF LAN, SP050006B00
TIMAG: S X'FORM_ IH-160 LAN, SP050006F00


Card Reader Connector



LAN Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/02/08		Deciphered Date		2012/02/08		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								LAN Magnetic & RJ45					
								Size		Document Number		Rev	
								Custom		JE50-HR/SJV50-HR M/B Schematics		E	
								Date		Wednesday, June 08, 2011		Sheet 36 of 61	




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	RTS5138 Card Reader
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011
				Sheet	37 of 61

The image displays four circuit diagrams for the Mini Card Power module, showing different power supply configurations. Each diagram features a 3V3_WLAN input connected to a network of capacitors and a 60mil trace.


- Diagram 1 (Left):** Shows a 3V3_WLAN input connected to a 60mil trace. The trace is connected to a network of capacitors: C403 (4.7U_0805_10V4Z), C735 (0.1U_0402_16V4Z), C392 (4.7U_0805_10V4Z), C734 (0.1U_0402_16V4Z), C423 (0.1U_0402_16V4Z), and C387 (0.1U_0402_16V4Z). The input is also connected to a 3V3_WLAN input. The output is labeled "R05 modify".
- Diagram 2 (Second from Left):** Shows a 3V3_WLAN input connected to a 60mil trace. The trace is connected to a network of capacitors: C403 (4.7U_0805_10V4Z), C735 (0.1U_0402_16V4Z), C392 (4.7U_0805_10V4Z), C734 (0.1U_0402_16V4Z), C423 (0.1U_0402_16V4Z), and C387 (0.1U_0402_16V4Z). The input is also connected to a 3V3_WLAN input. The output is labeled "Mini Card Power".
- Diagram 3 (Third from Left):** Shows a 3V3_WLAN input connected to a 60mil trace. The trace is connected to a network of capacitors: C403 (4.7U_0805_10V4Z), C735 (0.1U_0402_16V4Z), C392 (4.7U_0805_10V4Z), C734 (0.1U_0402_16V4Z), C423 (0.1U_0402_16V4Z), and C387 (0.1U_0402_16V4Z). The input is also connected to a 3V3_WLAN input. The output is labeled "Mini Card Power".
- Diagram 4 (Right):** Shows a 3V3_WLAN input connected to a 60mil trace. The trace is connected to a network of capacitors: C403 (4.7U_0805_10V4Z), C735 (0.1U_0402_16V4Z), C392 (4.7U_0805_10V4Z), C734 (0.1U_0402_16V4Z), C423 (0.1U_0402_16V4Z), and C387 (0.1U_0402_16V4Z). The input is also connected to a 3V3_WLAN input. The output is labeled "Mini Card Power".




	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H

[illegible]


The same circuit with JMINI1,
but different PCIE & USB....




To 3G Module Connect




USB3.0 Conn.



USB/B Conn.















BT Conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ACCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				USB / BT / USBB		Rev E	
				Document Number		JE50-HR/SJV50-HR M/B Schematics	
				Customer			
				Date		Wednesday, June 08, 2011	
		Sheet		39		of 61	

<http://sualaptop365.edu.vn>








Latest design guide suggest change QE1 to 74LVC1G06.




				Compal Electronics, Inc.			
Title							
EC ENE-KB930							
Document Number							
JES0-HR/SJV50-HR M/B Schematics				Rev E			
Date: Wednesday, June 08, 2011				Sheet 40 of 61			


<http://sualaptop365.edu.vn>








<http://sualaptop365.edu.vn>



FAN Stand-Off




JUSB3 Stand-Off





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	FAN & Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011
				Sheet	43 of 61


For Cost Down 2/21





For Cost Down 2/21








For Cost Down 2/21








+3VALW TO +3VALW_PCH(PCH AUX Power)



+5VALW TO +5VALW_PCH(PCH AUX Power)








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	E
				Date: Wednesday, June 08, 2011	Sheet 44 of 81



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Document Number				Rev
JE50-HR/SJV50-HR M/B Schematics				E
Date: Wednesday, June 08, 2011				Sheet 45 of 81

<http://sualaptop365.edu.vn>



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				Custom
				JE50-HR/SJV50-HR M/B Schematics
				Date: Wednesday, June 08, 2011
				Sheet 47 of 61


<http://sualaptop365.edu.vn>

Iada=0~4.74A(90W/19V=4.736A)

ADP_I = 19.9*Iadapter*Rsense

CP = 85%*Iada ; CP = 4.07A

PC181 and PC182 reserve for EMI Isen solution



CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


CC=0.6~4.48A
$I_{REF} = 0.7224 * I_{charge}$
$I_{REF} = 0.43V \sim 3.24V$

Ki
 $V_{chlim} = I_{ref} * (PR374 / (PR372 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow Ki = 0.7224$

Kv
 $R_{internal} = 514K$ $R_{ec} = 3K$ $R_1 = PR379 = 15.4K$ $R_2 = PR381 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K = 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv = (4.2 - (4.2 + A * 0.175)) * Kv$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $Kv = 9.451$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	PWR-CHARGER
Document Number		JE50-HR/SJV50-HR M/B Schematics		Rev	1
Date		Wednesday, June 08, 2011		Sheet	48 of 61

<http://sualaptop365.edu.vn>





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	49 of 61


PJP2
SUYIN_200275GR008G13GZR



PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 72 degree C




Change 5VALW to 3VALW on DVT



For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W
For 120W adapter==>action 135W , Recovery 100W

Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev E
JE50-HR/SJV50-HR M/B Schematics				Wednesday, June 08, 2011
Sheet 50 of 61				


39,40,44,46 SYSON



<Vo=1.5V> VFB=0.75V
 $V = 0.75 * (1 + 10K / 10K) = 1.5V$
 $F_{sw} = 298KHz$

$C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 5.6\ mohm$ $R_{dson(typ)} = 4.5\ mohm$.
 $I_{peak} = 19.53A$, $I_{max} = 23.44A$, $I_{ocp} = 13.67A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 4.63A$
 $\Rightarrow 1/2 \Delta I = 2.315A$
choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K * 11uA) / 0.0045) + 2.315A = 35.65A$
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 2.315A = 23.06A$
 $I_{ocp} = 23.06A \sim 35.65A$

45,54 VGA_ON





<Vo=1.5V> VFB=0.75V
 $V = 0.75 * (1 + 10K / 10K) = 1.5V$
 $F_{sw} = 298KHz$

$C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 5.6\ mohm$ $R_{dson(typ)} = 4.5\ mohm$.
 $I_{peak} = 10.4A$, $I_{max} = 12.48A$, $I_{ocp} = 7.28A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 4.63A$
 $\Rightarrow 1/2 \Delta I = 2.315A$
choose $R_{cs} = 10K$
 $I_{ocpmax} = ((10K * 11uA) / 0.0045) + 2.315A = 24.59A$
 $I_{ocpmin} = ((10K * 9uA) / (0.0056 * 1.3)) + 2.315A = 15.95A$
 $I_{ocp} = 15.95A \sim 24.59A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	PWR-+1.5VP/+1.5VSDGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	51 of 61

<http://sualaptop365.edu.vn>



Note: Use VCCSA_SEL to switch High & Low Level for VID[1] (ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.


<http://sualaptop365.edu.vn>



<Vo=1.05V> VFB=0.75V
 $V = 0.75 * (1 + 4.02K / 10K) = 1.052V$
 $F_{sw} = 298KHz$

$C_{out} ESR = 15m \text{ ohm}$ $R_{dson(max)} = 5.6 \text{ mohm}$ $R_{dson(typ)} = 4.5 \text{ mohm}$.
 $I_{peak} = 12.866A$, $I_{max} = 9A$, $I_{ocp} = 15.439A$
 $\Delta I = ((19 - 1.05) * (1.05 / 19)) / (L * F_{sw}) = 3.33A$
 $\Rightarrow 1/2 \Delta I = 1.665A$
choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K * 11uA) / 0.0045) + 1.665A = 37.62A$
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 1.665A = 23.02A$
 $I_{ocp} = 23.02A \sim 37.62A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	PWR +1.05VS VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY ANY DISCLOSED OR UNDISCLOSED THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011
				Sheet	53 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/02/08		Deciphered Date	
				2012/02/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO. NO PART OF THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED TO REPRODUCE OR TRANSMIT INFORMATION TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR +CPU CORE/+VGFX CORE	
Document Number				Rev	
JE50-HR/SJV50-HR M/B Schematics				Date: Wednesday, June 08, 2011	
Sheet				55 of 61	


Version change list (P.I.R. List)

Page 1 of 1
for PWR


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add snubber R=4.7 ohm and C 680 pF	EMI solution	0.2	---	Add SD001470B80 for PR35,PR58,PR60,PR87,PR111,PR133,PR202,PR216,PR234 Add SE074681K80 for PC27,PC44,PC45,PC63,PC85,PC100,PC140,PC154,PC169	2010/10/20	DVT_P5WE0
2	Change boost R from 0 to 2.2 ohm	EMI solution	0.2	---	Change R to SD013220B80 for PR37,PR56,PR57,PR85,PR109,PR132,PR186,PR214,PR233	2010/10/20	DVT_P5WE0
3	Change PL11 and PL12 from SH00000F800 to SH00000M700	Cost saving	0.2	52	Change PL11 and PL12 from SH00000F800 to SH00000M700	2010/10/20	DVT_P5WE0
4	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	Change DCR tolerance to 5%	0.2	55	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	2010/10/20	DVT_P5WE0
5	CPU CORE transient compensation	CPU CORE transient compensation	0.2	55	Add PR248, PC160, PC180	2010/10/20	DVT_P5WE0
6	Fixed adapter plug in will cause could not transition to AC mode when system was on battery mode	disable pre-charge circuit and don't use 運動線路	0.5	---	Del PR7, PR8, PR9, PR10, PR11, PR12, PR13, PD3, PD4, PQ2, PQ3, PQ4, PR18, PR21, PQ12, PC17	2010/11/20	PVT_P5WE0
7	Fixed adapter plug in will cause could not transition to AC mode when system was on battery mode	disable pre-charge circuit and don't use 運動線路	0.5	---	Add PR262, PD10, PQ70, PR263, PC16 Change PQ7 to A04459	2010/11/20	PVT_P5WE0
8	Add 0.1UF on B+ input power	EMI solution	0.5	---	Add PC184, PC185, PC186, PC187	2010/11/20	PVT_P5WE0
9	Adjust VGA CORE power sequesce	for NV request	0.5	---	Change PR149 to 100K	2010/11/20	PVT_P5WE0
10	Adjust 1.5VSDGPU power sequesce	for NV request	0.5	---	Change PR94 to 510K and add PC69	2010/11/20	PVT_P5WE0
11	Adjust VID table	for NV request	0.5	---	Change PR153, PR157, PR160	2010/11/20	PVT_P5WE0
12							
13							
14							
15							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	5
Date: Wednesday, June 08, 2011				Sheet	56 of 61

<http://sualaptop360.com>



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	Power Rail
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev
JE50-HR/SJV50-HR M/B Schematics					Document Number
Date: Wednesday, June 08, 2011					Sheet 57 of 61



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAZOR CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev E
Document Number				JES0-HR/SJV50-HR M/B Schematics	
Date				Wednesday, June 08, 2011	
Sheet				58 of 61	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.18	PCH_GPIO71	09/01	SW	For identofy VRAM 900 or 800 MHz		0.2
2	P.31	DPST buffer	09/03	HW	Change U1 from NOT gate to Buffer		0.2
3	P.39	EC_MUTE# pull high	09/03	HW	Change EC_MUTE# Pull high from +3VALW to +3VS		0.2
4	P.40	TP Conn. Reverse	09/03	HW	TP Mudule change,so reverse TP pin		0.2
5	P.13	R624 pop @	09/03	HW	Already pull high R655~		0.2
6	P.45	Change Cap from 0.1u to 0.01u	09/03	HW	C696,C368,C717,C718,C695,C366,C697,C401,C370,C369,C715 change to 0.01U Follow Vendor Suggest ..		0.2
7	P.35	Change 0 Ohm to 47 Ohm	09/04	Broadcom	R199,R207,R211,R215,R168,R171,R179,R182,R195,R216,R192 change to 47 Ohm Follow Vendor Suggest ..		0.2
8	P.5		09/17	HW	CPU XDP socket take off		0.2
9	P.40		09/17	HW	TP pin reverse		0.2
10	P.13		09/17	HW	R624 change to 4.7K		0.2
11	P.45		09/17	HW	OCI2B(R313) place @ for BOM		0.2
12	P.33		09/17	HW	HDMI output from PCH (by UMA)		0.2
13	P.35		09/17	HW	switch the LAN MIDI0 and MIDI2 pin		0.2
14	P.17,35,37,38,39,45		09/17	HW	Change IO port PLT_RST# to PLT_RST_BUF#		0.2
15	P.18		09/17	HW	OPTIMUS_EN# pull high, pull low resistor value both change to 10K		0.2
16	P.24		09/20	HW	modify the VRAM strap pin ROM_SI pull low resistor for implement VRAM 900MHz		0.3
17	P.33		09/23	HW	Add R784 and R785 for DDC pull high...		0.3
18	P.44		09/23	HW	Add C818 and C819 for coupling noise from other spare trace...		0.3
19	P.45		09/23	HW	Add R786,R787,R788 and R789 pull down from vendor's suggestion..		0.3
20	P.37		09/23	HW	Add C820,R790 and Q58 for 3G/B and change source voltage from +3VS to +3VALW..		0.3
21	P.45		09/23	HW	Add C821,C822,C823,C824 for +1.5V... and move the PJ26 & PJ27 between 1.5V to 1.5VSDGPUH		0.3
22	P.46		09/24	HW	Change JUSB5 to USB2.0 Conn. Add D34 as ESD Diode for USB3.0		0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	EE P.I.R (I)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
Date:	Wednesday, June 08, 2011	Sheet	59	of	61

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
23	P.41		09/24	HW	Add R791 pull down 22k Ohm to ground Vendor's request...		0.3
24	P.22		09/24	HW	Add D31 to connect to ACIN Vendor's request...		0.3
25	P.36		09/29	HW	Add JP1,JP2 and JP3 for 家電下鄉 ESD protection		0.3
26	P.36		09/29	ME	Update the JREAD1 symbol		0.3
27	P.13		09/29	HW	Add R792 follow DG1.5		0.3
28	P.33		09/29	HW	Change HDMI termination R to 680 Ohm		0.3
29	P.44		09/29	HW	Add C825 fro +1.05VSDGPU		0.3
30	P.17,38,45		09/30	HW	Change the M/B to USB port to port 1 Sub/B to port 0 and port 2		0.3
31	P.5		10/04	HW	Add test point for TCK,TMS, TRST#,TDO,TDI		0.3
32	P.17,18		10/04	HW	WWAN_OFF# from GPIO51 to GPIO37 WL_OFF# from GPIO55 to GPIO49		0.3
33	P.17,45		10/04	HW	M/B USB port from port 2 change to port1		0.3
34	P.26		10/04	HW	C1 and C604 chaneg to 470uF		0.3
35	P.36		10/04	HW	Add C827 as DGND and RJ45_GND bridge		0.3
36	P.36		10/04	HW	Change R490,R491,R492 and R493 to 0603 package		0.3
37	P.35		10/04	HW	Chaneg R214 to 0603 package		0.3
38	P.35		10/04	HW	Chaneg R192,R195,R199,R207,R211, R215,R168,R171,R179,R182 to 0 Ohm		0.3
39	P.40		10/04	HW	follow broadcom suggestion,add R496		0.3
40	P.40		10/04	HW	Add keyboard cap for EMI		0.3
41	P.44		10/04	HW	Add C826 for +1.5VSDGPU		0.3
42	P.37		10/05	HW	Add RTS5138 circuit		0.4
43	P.13		10/12	HW	Add D35 ,R799 and C838 for changing the RTC to samll size... and can be charged!!		0.4
44	P.14		10/12	HW	Add CLK_SD_48M for Card Reader 5138		0.4
45	P.24		10/12	HW	Pop R129 follow NV suggestion		0.4
46	P.25		10/12	HW	Pop R82 and De-pop R92 follow NV suggestion		0.4
47	P.25		10/12	HW	Add R800 and R801 10K Ohm pull down follow NV suggestion		0.4
48	P.24		10/12	HW	Change R775,R777,R778 and R779 to GV@		0.4

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	EE P.I.R (2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JES0-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011
				Sheet	60 of 61

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	EE P.I.R (3)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPT. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev E
				JE50-HR/SJV50-HR M/B Schematics	
				Date	Wednesday, June 08, 2011

<http://sualaptop365.edu.vn>