

Project Name : C14CU

Platform : Ivy Bridge(PROCESSOR)+Panther Point(PCH)

PAGE CONTENT

1. INDEX
2. SYSTEM BLOCK DIAGRAM
3. POWER DIAGRAM & SEQUENCE
4. GPIO & Power Consumption
5. CPU_DMI/PEG/FDI (1 of 7)
6. CPU_CLK/MISC/JTAG (2 of 7)
7. CPU_DDR3 BUS (3 of 7)
8. CPU_PWR (4 of 7)
9. CPU_GRAPHICS POWER (5 of 7)
10. CPU_GND (6 of 7)
11. CPU_RESERVED (7 of 7)
12. DDR3 SODIMM-A
13. DDR3 SODIMM-B
14. PCH_HDA/JTAG/SATA (1 of 9)
15. PCH_PCIE/CLK/SMBUS (2 of 9)
16. PCH_DMI/FDI/PM (3 of 9)
17. PCH_LVDS/CRT/HDMI (4 of 9)
18. PCH_PCI/USB (5 of 9)
19. PCH_GPIO/CPU (6 of 9)
20. PCH POWER-A (7 of 9)
21. PCH POWER-B (8 of 9)
22. PCH GND (9 of 9)
23. EC IT8500BX/BIOS/KB CONN
24. CRT/LVDS/PWR SW
25. HDD/ODD /MINI CARD
26. LAN/CARD READER/15DB/JMC251
27. CODEC(ALC269Q)/INT MIC/SPKR
28. EXT_MIC/FingerPrint/USB/FAN/G-SENSOR/Q-key
29. DC IN/MDC/BT/D-Resistor
30. CPU CORE (OZ8293)
31. CPU VCCSA
32. +1.05V(OZ8116)/+0.75VS/+1.8V
33. +1.5VS/+5VA (OZ8153)
34. BATT IN/CHARGER(OZ8602)
35. iGPU Core(OZ8293)
36. TP/LED/WEBCAM/USB CHARGER/RS-232 CON
37. VCC SW/+3.3VA/HIGH-SPEED CAP
38. USB 3.0
39. Reseved
40. History


M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note
2012/05/21	A	71R-C14CU6-SU0A			
2012/06/11	B				

Daughter Board Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note




SYSTEM BLOCK DIAGRAM



USB	Location
USB 1	CH1 USB (Internal)
USB 2	CH2 USB (External)
USB 3	CH3 USB (Internal)
USB 4	CH4 USB (Internal)
USB 5	CH5 USB (Internal)
USB 6	CH6 USB (Internal)
USB 7	CH7 USB (Internal)
USB 8	CH8 USB (Internal)
USB 9	CH9 USB (Internal)
USB 10	CH10 USB (Internal)
USB 11	CH11 USB (Internal)

POWER BLOCK DIAGRAM

System Poewr On Sequence



Panther Point GPIO	
GPIO0	PM_BM_BUSY#
GPIO1	EC_EXTSMI#
GPIO2	INT_PIRQE#
GPIO3	INT_PIRQF#
GPIO4	INT_PIRQG#
GPIO5	INT_PIRQH#
GPIO6	BIOS_REC
GPIO7	N.C (TACH3)
GPIO8	N.C
GPIO9	N.C (WOL_EN)
GPIO10	N.C (ALERT#)
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	N.C (GLAN_DOCK#)
GPIO14	N.C (NETDETECT)
GPIO15	PM_STPPCI#
GPIO17	N.C (TACH0)
GPIO18	N.C
GPIO19	SATA1GP
GPIO21	SATA0GP
GPIO22	N.C (SCLOCK)
GPIO23	LDRQ1#
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	QRT_STATE0
GPIO28	QRT_STATE1
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN
GPIO34	N.C (HDA_DOCK_RST)
GPIO35	CLK_SATA_OE#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3

ITE8518 GPIO		Default Pull/Mode
GPA0	PID_3_RF_LED_ON#	UP / GPIO
GPA1	BATT_VA_OFF#	UP / GPIO
GPA2	BTL_BEEP	UP / GPIO
GPA3	WLAN_PWR#	UP / GPIO
GPA4	+1.05V_ON	UP / GPIO
GPA5	SENBAT_V	UP / GPIO
GPA6	PM_RSMRST#	UP / GPIO
GPA7	EC_BL_PWM	UP / GPIO
GPB0	PM_SLP_S4#	UP / GPIO
GPB1	PM_SLP_S3#	UP / GPIO
GPB2	3G_PWR#	Dn / GPIO
GPB3	SMBCLK	/ GPIO
GPB4	SMBDAT	/ GPIO
GPB5	H_A20GATE	/ GPO
GPB6	H_RCIN#	UP / Func1
GPB7	SAFTY_PROTECT	Dn / GPIO
GPC0	+1.5V_ON	Dn / GPIO
GPC1	SMB_CLK_EC	/ GPIO
GPC2	SMB_DAT_EC	/ GPIO
GPC3	PID_0_CHG_B_LED	Dn / GPIO
GPC4	PWRBTN3#	Dn / GPIO
GPC5	PANEL_DETECT_2	Dn / GPIO
GPC6	VCCSA_ON	Dn / GPIO
GPC7	+1.5VS_ON	UP / GPIO
GPD0	ADAP_IN	UP / GPIO
GPD1	PWRBTN#	UP / GPIO
GPD2	PLT_RST#	UP / Func1
GPD3	PM_SUS_STAT#	UP / GPIO
GPD4	EC_EXTSMI#	UP / GPIO
GPD5	Fastcharge_EN	UP / GPIO
GPD6	+5V_ON	Dn / GPIO
GPD7	SET_V	Dn / GPIO
GPE0	LID#	Dn / GPIO
GPE1	PWR_USB_LED	Dn / GPIO
GPE2	ALL_SYS_PGD	Dn / GPIO
GPE3	Vcore_ON	Dn / GPIO
GPE4	PWRSW	UP / GPIO
GPE5	LVDS_VIN	Dn / GPIO
GPE6	WLAN_ON	Dn / GPIO
GPE7	AMP_MUTE#	UP / GPIO
GPF0	PCH_BL_EN	UP / GPIO
GPF1	+1.8V_ON	UP / GPIO
GPF2	BT_ON	UP / GPIO
GPF3	N.C	UP / GPIO
GPF4	TP_CLK	UP / GPIO
GPF5	TP_DATA	UP / GPIO
GPF6	EC PECI	UP / GPIO
GPF7	CHG_HI_VOLT#	UP / GPIO
GPG0	PWRBTN2#	Dn/ GPO/TM
GPG1	+3.3VS_ON	Dn/ GPO/ID7
GPG2	EC PORST	
GPG6	WEBCAN_ON	Dn / GPIO
GPH0	PM_CLKRUN#	Dn/ GPIO/ID0
GPH1	PID_1_CHG_R_LED	Dn/ GPIO/ID1
GPH2	PID_2_PWR_LED	Dn/ GPIO/ID2
GPH3	EC_HSCS0#	Dn/ GPIO/ID3
GPH4	EC_HSCK	Dn/ GPIO/ID4
GPH5	EC_HMISO	Dn/ GPIO/ID5
GPH6	EC_HMOSI	Dn/ GPIO/ID6

ITE8518 GPIO		Default Pull/Mode
GPIO	CRT_DETECT	/ GPIO/ADC
GPJ1	PANEL_DETECT	/ GPIO/ADC
GPJ2	PLATFORM_ID	/ GPIO/ADC
GPJ3	CPPE#	/ GPIO/ADC
GPJ4	BAT_I	/ GPIO/ADC
GPJ5	BATT_TEMP	/ GPIO/ADC
GPJ6	ADAPTOR_1	/ GPIO/ADC
GPJ7	BAT_V	/ GPIO/ADC
GPJ0	EC_BL_ON	/ GPIO/DAC
GPJ1	EC_PROCHOT	/ GPIO/DAC
GPJ2	FAN_CTRL0	/ GPIO/DAC
GPJ3	CHG_REF	/ GPIO/DAC
GPJ4	CHG_I	/ GPIO/DAC
GPJ5	PWR_USB#	/ GPIO/DAC

Ivy Bridge CPU				
	CPU CORE (V)	ICC (A)	W	TEMP (°C)
IMVP-7	1.05	44.0	36	

Panther Point			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	262	0.87	105
+1.8VS	3249	5.73	
+1.5V	86	0.129	
+1.05	14688.52	15.43	

Panther Point			
VCC	ICC (mA)	mW	TEMP (°C)
+5V	4	20	70
+5VS	2	10	
+3.3V	347	1145.1	
+3.3VS	212	699.6	
+1.5V	1988	2982	
+1.05V	1634	1715.7	

ITE8518			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V	100	330	70

IDT92HD87B			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V (DVDD)	200	660	70
+5V (AVDD)	1000	5000	

ADM1032			
VCC	ICC	mW	TEMP (°C)
+3.3V	170uA	0.56	150

JMC251			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3VS	300	990	70
+1.2VS	150	180	

SANDYBRIDGE PROCESSOR(DMI,PEG,FDI)




eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

SANDYBRIDGE PROCESSOR (CLK,MISC,JTAG)

This pin is for compability with future platforms. A pull up resistor to VCPLL is required if connected to the DF_TV5 strap on the PCH.


layout note : connect to EC Keep
L_EC < 0.25 inches, spacing to
other 18 mils

This signal should be driven low when processor is turned off in S3. From S3 to S0, this signal should go high only after 1.5V_CPU_VDDQ stable.




Document Number: 404081, Revision:
1.1
These signals are optional, can be
left as OPEN/No-Connect if debug by
Intel will not be needed


DDR3 Compensation Signals




SANDYBRIDGE PROCESSOR (DDR3)




IVY BRIDGE PROCESSOR (POWER)




+CPU_Core Decoupling




IVY BRIDGE PROCESSOR (POWER)




IVY BRIDGE PROCESSOR (VSS)




IVY BRIDGE PROCESSOR (RESERVED)






Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34




Panther Point Chipset (RTC,LPC,SATA,HDA,SPI,JTAG)


RTC Circuitry




SATA[x]GP pins if unused require 8.2-k to 10-k pull-up to +Vcc_3 or 8.2-k to 10-k pull-down to ground.



Panther Point Chipset (PCIE,SMBUS,CLOCK)




Panther Point Chipset (DMI,FDI)




DSWODVREN - On Die DSW VR Enable

HIGH Enabled (DEFAULT) Enabled (DEFAULT)
(R132 STUFFED, R128 UNSTUFFED)


LOW Disabled (R128 STUFFED, R132 UNSTUFFED) Disabled




Panther Point Chipset (LVDS,CRT,Digital Display)








No need Pull Hi, checked CRB & Checklist





USB	Location
USB 0	CN19 (USB CHARGER)
USB 1	CN25 (20pin External USB BD)
USB 2	U16 I ² C CoBn
USB 3	CN11 Express card
USB 4	Mini card
USB 5	no use
USB 6	no use
USB 7	no use
USB 8	CN2 (WEBCAM)
USB 9	lines card
USB 10	CN25 (20pin External USB BD)
USB 11	CN11 Express card
USB 12	T/P
USB 13	no use








11/29 Add C938 for EMI
close to C706









CRT CONN


LVDS CONN




PWR SW




SATA-HDD




CD-ROM







MINI CARD CONN






AMP VDD


[illegible][illegible]

DC IN


PROJECT	C14CR03			
Adaptor	40W	65W	90W	120W
Rsense	50m Ohm	33m Ohm	25m Ohm	18m Ohm
Stop Charger	7W	60W	80W	110W




BT CONN





TPM




Discharge Resistor




PCIE



Shuttle Inc		
C14CU		
Size	Document Number	Rev
Custom	DC IN/MDC/BT/D-Resistor	1.0
Date:	Wednesday, July 18, 2012	Sheet 29 of 41



VCCSA_SEL		
VCCSA_VID0	VCCSA_VID1	V_set
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V




Output Voltage = [Vref x R2/(R1+R2)] x 2




Date: Monday, June 11, 2012 Sheet 33 of 41


CHARGER




Battery Voltage Detect




Charge / Discharge Detect






Touch Pad




LED





Webcam CONN


WEBCAM_ON	
1	ON
0	OFF



LED CONN

**RS232 CONN**

Enhance USB Port






LDO

The diagram shows an LDO (U1) circuit. The input is +5V, and the output is +3.3V. The LDO is an APL1084UC. It includes input capacitor C691 (22uF), output capacitor C697 (22uF), and a feedback network with resistors R491 (165k) and R492 (100k), and capacitor C698 (1000pF). The ADJREF pin is connected to ground.


Shuttle Inc			
Title C14CU			
Size Custom	Document Number VCC SW/+3.3VA/HIGH-SPEED CAP	Rev B	
Date: Tuesday, June 12, 2012	Sheet 37	of 41	

USB 3.0




GPIO0	GPIO1	GPIO2	Function
1	1	0	Synchronous Mode
1	1	1	Asynchronous Mode (default)
0	0	x	Debug/Test Mode

* GPIO0 GPIO1 GPIO2 internal Pull-high









```
PEPWRDET
PCI Express Remote/Wakeup Indicator
Full-high support D3 Cold
Full-Low support D3 Hot
```




```

PESEL
Pull-high for others application
Pull-Low for Express Card/Mini card appliaction

```





Shuttle Inc			
C14CU			
Title			
Size	Document Number		Rev
Custom	Reserved		B
Date	Monday, June 11, 2012		Sheet 39 of 41

MA1:Change net name from PCH_SMB_CLK to PCH_SMB_CLK_DDR
MA2:Change net name from PCH_SMB_DATA to PCH_SMB_DATA_DDR
MA3:DEL CLK_ASM1042_CLKREQ0# path(R87 OP)
MA4:Change ACPRESENT to EC pin 88
MA5:ADD OR FOR 25MHZ CLK(R534)
MA6:ADD OR FOR PCH SATA POWER(B6)
MA7:Sharing System BIOS ROM for KB & EC Codes(Del U7)
MA8:ADD EC_HSCK path for sharing ROM(ADD R540)
MA9:ADD EC_HSCS0# path for sharing ROM(ADD R484)
MA10:ADD EC_HMOSI path for sharing ROM(ADD R212)
MA11:ADD EC_HMISO path for sharing ROM(ADD R482)
MA12:ADD OR FOR AMP_GND(ADD AB12)
MA13:Change CN16 PIN DEFINE
MA14:DEL R147 for PROCHOT issue
MA15:ADD ISEN1 Pull Hi +5V(ADD R356)
MA16:Change C203 SMD CAP TO DIP CAP
MA17:ADD ASM1042_SMI# path(ADD R683)
MA18:Change CN19 PIN DEFINE
MA19:ADD EMI solution(ADD C251,C257,C357,C341,C684,C686,C25,C660,C677 DEL C99,C430)

MB1:Change CPURST# path(OP:R457,Q72,R656,Q71,R659 ADD:R452,R453)
MB2:Change DDR3_DRAMRST_R path(OP:Q67 ADD:R628)
MB3:Change PM_SYSRST# Pull_up power to +3.3V
MB4:Change USB part 1(External USB)to USB part 12 for testingSignal
MB5:Sharing System BIOS ROM for KB & EC Codes(OP:R110,R531,R107,R94)
MB6:ADD SYS_TEMP EC Pin68 for Thermal(ADD RT1,R426)
MB7:ADD CPU Thermal Sensor NTC7717U for Thermal(ADD U27,R693,C887)
MB8:Change SATA3RBIAS external pull-down resistor for testingSignal (R90:1K-1-04)
MB9:ADD RS-232 CONNECT FOR DA18(OP:CN6,, R539,R474,R666,R658,R689,C882,C883,C884,C885)
MB10:Change ASM1042_SMI# path for AMI(GPIO4)

B PHASE

- 1.Page 35 :C187 Modify 0603 to 0402 SIZE
- 2.Page 15,Modify PCIE port4 colay,USB3.0 IC use PORT4 ,add C984,C985,ADD R730,R731,R732,R733
- 3.PAGE 35,REV.B, ADD R131,C199
- 4. Page14, Modify C148,C150 from 15p to 12p
- 5. Page32, Modify 0.75v_DDR power plane
- 6. Page32, REV.B ADD BY-PASS CAPCITOR C731

NPI PHASE

- 1.Page 23 :Add R221 for 40W Adapter support
- 2.Page 29 :CN11 "+5VS" Modify to "+5V"

